?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Revert "unicode: Don't special case ignorable code points"
[linux.git] / drivers / mfd / qcom_rpm.c
blob27446f43e3f3af01820668d9e34c6ee3aa6c4e0b
1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3 * Copyright (c) 2014, Sony Mobile Communications AB.
4 * Copyright (c) 2013, The Linux Foundation. All rights reserved.
5 * Author: Bjorn Andersson <bjorn.andersson@sonymobile.com>
6 */
7
8 #include <linux/module.h>
9 #include <linux/platform_device.h>
10 #include <linux/property.h>
11 #include <linux/of.h>
12 #include <linux/of_platform.h>
13 #include <linux/io.h>
14 #include <linux/interrupt.h>
15 #include <linux/mfd/qcom_rpm.h>
16 #include <linux/mfd/syscon.h>
17 #include <linux/regmap.h>
18 #include <linux/clk.h>
19
20 #include <dt-bindings/mfd/qcom-rpm.h>
21
22 struct qcom_rpm_resource {
23 unsigned target_id;
24 unsigned status_id;
25 unsigned select_id;
26 unsigned size;
27 };
28
29 struct qcom_rpm_data {
30 u32 version;
31 const struct qcom_rpm_resource *resource_table;
32 unsigned int n_resources;
33 unsigned int req_ctx_off;
34 unsigned int req_sel_off;
35 unsigned int ack_ctx_off;
36 unsigned int ack_sel_off;
37 unsigned int req_sel_size;
38 unsigned int ack_sel_size;
39 };
40
41 struct qcom_rpm {
42 struct device *dev;
43 struct regmap *ipc_regmap;
44 unsigned ipc_offset;
45 unsigned ipc_bit;
46 struct clk *ramclk;
47
48 struct completion ack;
49 struct mutex lock;
50
51 void __iomem *status_regs;
52 void __iomem *ctrl_regs;
53 void __iomem *req_regs;
54
55 u32 ack_status;
56
57 const struct qcom_rpm_data *data;
58 };
59
60 #define RPM_STATUS_REG(rpm, i) ((rpm)->status_regs + (i) * 4)
61 #define RPM_CTRL_REG(rpm, i) ((rpm)->ctrl_regs + (i) * 4)
62 #define RPM_REQ_REG(rpm, i) ((rpm)->req_regs + (i) * 4)
63
64 #define RPM_REQUEST_TIMEOUT (5 * HZ)
65
66 #define RPM_MAX_SEL_SIZE 7
67
68 #define RPM_NOTIFICATION BIT(30)
69 #define RPM_REJECTED BIT(31)
70
71 static const struct qcom_rpm_resource apq8064_rpm_resource_table[] = {
72 [QCOM_RPM_CXO_CLK] = { 25, 9, 5, 1 },
73 [QCOM_RPM_PXO_CLK] = { 26, 10, 6, 1 },
74 [QCOM_RPM_APPS_FABRIC_CLK] = { 27, 11, 8, 1 },
75 [QCOM_RPM_SYS_FABRIC_CLK] = { 28, 12, 9, 1 },
76 [QCOM_RPM_MM_FABRIC_CLK] = { 29, 13, 10, 1 },
77 [QCOM_RPM_DAYTONA_FABRIC_CLK] = { 30, 14, 11, 1 },
78 [QCOM_RPM_SFPB_CLK] = { 31, 15, 12, 1 },
79 [QCOM_RPM_CFPB_CLK] = { 32, 16, 13, 1 },
80 [QCOM_RPM_MMFPB_CLK] = { 33, 17, 14, 1 },
81 [QCOM_RPM_EBI1_CLK] = { 34, 18, 16, 1 },
82 [QCOM_RPM_APPS_FABRIC_HALT] = { 35, 19, 18, 1 },
83 [QCOM_RPM_APPS_FABRIC_MODE] = { 37, 20, 19, 1 },
84 [QCOM_RPM_APPS_FABRIC_IOCTL] = { 40, 21, 20, 1 },
85 [QCOM_RPM_APPS_FABRIC_ARB] = { 41, 22, 21, 12 },
86 [QCOM_RPM_SYS_FABRIC_HALT] = { 53, 23, 22, 1 },
87 [QCOM_RPM_SYS_FABRIC_MODE] = { 55, 24, 23, 1 },
88 [QCOM_RPM_SYS_FABRIC_IOCTL] = { 58, 25, 24, 1 },
89 [QCOM_RPM_SYS_FABRIC_ARB] = { 59, 26, 25, 30 },
90 [QCOM_RPM_MM_FABRIC_HALT] = { 89, 27, 26, 1 },
91 [QCOM_RPM_MM_FABRIC_MODE] = { 91, 28, 27, 1 },
92 [QCOM_RPM_MM_FABRIC_IOCTL] = { 94, 29, 28, 1 },
93 [QCOM_RPM_MM_FABRIC_ARB] = { 95, 30, 29, 21 },
94 [QCOM_RPM_PM8921_SMPS1] = { 116, 31, 30, 2 },
95 [QCOM_RPM_PM8921_SMPS2] = { 118, 33, 31, 2 },
96 [QCOM_RPM_PM8921_SMPS3] = { 120, 35, 32, 2 },
97 [QCOM_RPM_PM8921_SMPS4] = { 122, 37, 33, 2 },
98 [QCOM_RPM_PM8921_SMPS5] = { 124, 39, 34, 2 },
99 [QCOM_RPM_PM8921_SMPS6] = { 126, 41, 35, 2 },
100 [QCOM_RPM_PM8921_SMPS7] = { 128, 43, 36, 2 },
101 [QCOM_RPM_PM8921_SMPS8] = { 130, 45, 37, 2 },
102 [QCOM_RPM_PM8921_LDO1] = { 132, 47, 38, 2 },
103 [QCOM_RPM_PM8921_LDO2] = { 134, 49, 39, 2 },
104 [QCOM_RPM_PM8921_LDO3] = { 136, 51, 40, 2 },
105 [QCOM_RPM_PM8921_LDO4] = { 138, 53, 41, 2 },
106 [QCOM_RPM_PM8921_LDO5] = { 140, 55, 42, 2 },
107 [QCOM_RPM_PM8921_LDO6] = { 142, 57, 43, 2 },
108 [QCOM_RPM_PM8921_LDO7] = { 144, 59, 44, 2 },
109 [QCOM_RPM_PM8921_LDO8] = { 146, 61, 45, 2 },
110 [QCOM_RPM_PM8921_LDO9] = { 148, 63, 46, 2 },
111 [QCOM_RPM_PM8921_LDO10] = { 150, 65, 47, 2 },
112 [QCOM_RPM_PM8921_LDO11] = { 152, 67, 48, 2 },
113 [QCOM_RPM_PM8921_LDO12] = { 154, 69, 49, 2 },
114 [QCOM_RPM_PM8921_LDO13] = { 156, 71, 50, 2 },
115 [QCOM_RPM_PM8921_LDO14] = { 158, 73, 51, 2 },
116 [QCOM_RPM_PM8921_LDO15] = { 160, 75, 52, 2 },
117 [QCOM_RPM_PM8921_LDO16] = { 162, 77, 53, 2 },
118 [QCOM_RPM_PM8921_LDO17] = { 164, 79, 54, 2 },
119 [QCOM_RPM_PM8921_LDO18] = { 166, 81, 55, 2 },
120 [QCOM_RPM_PM8921_LDO19] = { 168, 83, 56, 2 },
121 [QCOM_RPM_PM8921_LDO20] = { 170, 85, 57, 2 },
122 [QCOM_RPM_PM8921_LDO21] = { 172, 87, 58, 2 },
123 [QCOM_RPM_PM8921_LDO22] = { 174, 89, 59, 2 },
124 [QCOM_RPM_PM8921_LDO23] = { 176, 91, 60, 2 },
125 [QCOM_RPM_PM8921_LDO24] = { 178, 93, 61, 2 },
126 [QCOM_RPM_PM8921_LDO25] = { 180, 95, 62, 2 },
127 [QCOM_RPM_PM8921_LDO26] = { 182, 97, 63, 2 },
128 [QCOM_RPM_PM8921_LDO27] = { 184, 99, 64, 2 },
129 [QCOM_RPM_PM8921_LDO28] = { 186, 101, 65, 2 },
130 [QCOM_RPM_PM8921_LDO29] = { 188, 103, 66, 2 },
131 [QCOM_RPM_PM8921_CLK1] = { 190, 105, 67, 2 },
132 [QCOM_RPM_PM8921_CLK2] = { 192, 107, 68, 2 },
133 [QCOM_RPM_PM8921_LVS1] = { 194, 109, 69, 1 },
134 [QCOM_RPM_PM8921_LVS2] = { 195, 110, 70, 1 },
135 [QCOM_RPM_PM8921_LVS3] = { 196, 111, 71, 1 },
136 [QCOM_RPM_PM8921_LVS4] = { 197, 112, 72, 1 },
137 [QCOM_RPM_PM8921_LVS5] = { 198, 113, 73, 1 },
138 [QCOM_RPM_PM8921_LVS6] = { 199, 114, 74, 1 },
139 [QCOM_RPM_PM8921_LVS7] = { 200, 115, 75, 1 },
140 [QCOM_RPM_PM8821_SMPS1] = { 201, 116, 76, 2 },
141 [QCOM_RPM_PM8821_SMPS2] = { 203, 118, 77, 2 },
142 [QCOM_RPM_PM8821_LDO1] = { 205, 120, 78, 2 },
143 [QCOM_RPM_PM8921_NCP] = { 207, 122, 80, 2 },
144 [QCOM_RPM_CXO_BUFFERS] = { 209, 124, 81, 1 },
145 [QCOM_RPM_USB_OTG_SWITCH] = { 210, 125, 82, 1 },
146 [QCOM_RPM_HDMI_SWITCH] = { 211, 126, 83, 1 },
147 [QCOM_RPM_DDR_DMM] = { 212, 127, 84, 2 },
148 [QCOM_RPM_QDSS_CLK] = { 214, ~0, 7, 1 },
149 [QCOM_RPM_VDDMIN_GPIO] = { 215, 131, 89, 1 },
150 };
151
152 static const struct qcom_rpm_data apq8064_template = {
153 .version = 3,
154 .resource_table = apq8064_rpm_resource_table,
155 .n_resources = ARRAY_SIZE(apq8064_rpm_resource_table),
156 .req_ctx_off = 3,
157 .req_sel_off = 11,
158 .ack_ctx_off = 15,
159 .ack_sel_off = 23,
160 .req_sel_size = 4,
161 .ack_sel_size = 7,
162 };
163
164 static const struct qcom_rpm_resource msm8660_rpm_resource_table[] = {
165 [QCOM_RPM_CXO_CLK] = { 32, 12, 5, 1 },
166 [QCOM_RPM_PXO_CLK] = { 33, 13, 6, 1 },
167 [QCOM_RPM_PLL_4] = { 34, 14, 7, 1 },
168 [QCOM_RPM_APPS_FABRIC_CLK] = { 35, 15, 8, 1 },
169 [QCOM_RPM_SYS_FABRIC_CLK] = { 36, 16, 9, 1 },
170 [QCOM_RPM_MM_FABRIC_CLK] = { 37, 17, 10, 1 },
171 [QCOM_RPM_DAYTONA_FABRIC_CLK] = { 38, 18, 11, 1 },
172 [QCOM_RPM_SFPB_CLK] = { 39, 19, 12, 1 },
173 [QCOM_RPM_CFPB_CLK] = { 40, 20, 13, 1 },
174 [QCOM_RPM_MMFPB_CLK] = { 41, 21, 14, 1 },
175 [QCOM_RPM_SMI_CLK] = { 42, 22, 15, 1 },
176 [QCOM_RPM_EBI1_CLK] = { 43, 23, 16, 1 },
177 [QCOM_RPM_APPS_L2_CACHE_CTL] = { 44, 24, 17, 1 },
178 [QCOM_RPM_APPS_FABRIC_HALT] = { 45, 25, 18, 2 },
179 [QCOM_RPM_APPS_FABRIC_MODE] = { 47, 26, 19, 3 },
180 [QCOM_RPM_APPS_FABRIC_ARB] = { 51, 28, 21, 6 },
181 [QCOM_RPM_SYS_FABRIC_HALT] = { 63, 29, 22, 2 },
182 [QCOM_RPM_SYS_FABRIC_MODE] = { 65, 30, 23, 3 },
183 [QCOM_RPM_SYS_FABRIC_ARB] = { 69, 32, 25, 22 },
184 [QCOM_RPM_MM_FABRIC_HALT] = { 105, 33, 26, 2 },
185 [QCOM_RPM_MM_FABRIC_MODE] = { 107, 34, 27, 3 },
186 [QCOM_RPM_MM_FABRIC_ARB] = { 111, 36, 29, 23 },
187 [QCOM_RPM_PM8901_SMPS0] = { 134, 37, 30, 2 },
188 [QCOM_RPM_PM8901_SMPS1] = { 136, 39, 31, 2 },
189 [QCOM_RPM_PM8901_SMPS2] = { 138, 41, 32, 2 },
190 [QCOM_RPM_PM8901_SMPS3] = { 140, 43, 33, 2 },
191 [QCOM_RPM_PM8901_SMPS4] = { 142, 45, 34, 2 },
192 [QCOM_RPM_PM8901_LDO0] = { 144, 47, 35, 2 },
193 [QCOM_RPM_PM8901_LDO1] = { 146, 49, 36, 2 },
194 [QCOM_RPM_PM8901_LDO2] = { 148, 51, 37, 2 },
195 [QCOM_RPM_PM8901_LDO3] = { 150, 53, 38, 2 },
196 [QCOM_RPM_PM8901_LDO4] = { 152, 55, 39, 2 },
197 [QCOM_RPM_PM8901_LDO5] = { 154, 57, 40, 2 },
198 [QCOM_RPM_PM8901_LDO6] = { 156, 59, 41, 2 },
199 [QCOM_RPM_PM8901_LVS0] = { 158, 61, 42, 1 },
200 [QCOM_RPM_PM8901_LVS1] = { 159, 62, 43, 1 },
201 [QCOM_RPM_PM8901_LVS2] = { 160, 63, 44, 1 },
202 [QCOM_RPM_PM8901_LVS3] = { 161, 64, 45, 1 },
203 [QCOM_RPM_PM8901_MVS] = { 162, 65, 46, 1 },
204 [QCOM_RPM_PM8058_SMPS0] = { 163, 66, 47, 2 },
205 [QCOM_RPM_PM8058_SMPS1] = { 165, 68, 48, 2 },
206 [QCOM_RPM_PM8058_SMPS2] = { 167, 70, 49, 2 },
207 [QCOM_RPM_PM8058_SMPS3] = { 169, 72, 50, 2 },
208 [QCOM_RPM_PM8058_SMPS4] = { 171, 74, 51, 2 },
209 [QCOM_RPM_PM8058_LDO0] = { 173, 76, 52, 2 },
210 [QCOM_RPM_PM8058_LDO1] = { 175, 78, 53, 2 },
211 [QCOM_RPM_PM8058_LDO2] = { 177, 80, 54, 2 },
212 [QCOM_RPM_PM8058_LDO3] = { 179, 82, 55, 2 },
213 [QCOM_RPM_PM8058_LDO4] = { 181, 84, 56, 2 },
214 [QCOM_RPM_PM8058_LDO5] = { 183, 86, 57, 2 },
215 [QCOM_RPM_PM8058_LDO6] = { 185, 88, 58, 2 },
216 [QCOM_RPM_PM8058_LDO7] = { 187, 90, 59, 2 },
217 [QCOM_RPM_PM8058_LDO8] = { 189, 92, 60, 2 },
218 [QCOM_RPM_PM8058_LDO9] = { 191, 94, 61, 2 },
219 [QCOM_RPM_PM8058_LDO10] = { 193, 96, 62, 2 },
220 [QCOM_RPM_PM8058_LDO11] = { 195, 98, 63, 2 },
221 [QCOM_RPM_PM8058_LDO12] = { 197, 100, 64, 2 },
222 [QCOM_RPM_PM8058_LDO13] = { 199, 102, 65, 2 },
223 [QCOM_RPM_PM8058_LDO14] = { 201, 104, 66, 2 },
224 [QCOM_RPM_PM8058_LDO15] = { 203, 106, 67, 2 },
225 [QCOM_RPM_PM8058_LDO16] = { 205, 108, 68, 2 },
226 [QCOM_RPM_PM8058_LDO17] = { 207, 110, 69, 2 },
227 [QCOM_RPM_PM8058_LDO18] = { 209, 112, 70, 2 },
228 [QCOM_RPM_PM8058_LDO19] = { 211, 114, 71, 2 },
229 [QCOM_RPM_PM8058_LDO20] = { 213, 116, 72, 2 },
230 [QCOM_RPM_PM8058_LDO21] = { 215, 118, 73, 2 },
231 [QCOM_RPM_PM8058_LDO22] = { 217, 120, 74, 2 },
232 [QCOM_RPM_PM8058_LDO23] = { 219, 122, 75, 2 },
233 [QCOM_RPM_PM8058_LDO24] = { 221, 124, 76, 2 },
234 [QCOM_RPM_PM8058_LDO25] = { 223, 126, 77, 2 },
235 [QCOM_RPM_PM8058_LVS0] = { 225, 128, 78, 1 },
236 [QCOM_RPM_PM8058_LVS1] = { 226, 129, 79, 1 },
237 [QCOM_RPM_PM8058_NCP] = { 227, 130, 80, 2 },
238 [QCOM_RPM_CXO_BUFFERS] = { 229, 132, 81, 1 },
239 };
240
241 static const struct qcom_rpm_data msm8660_template = {
242 .version = 2,
243 .resource_table = msm8660_rpm_resource_table,
244 .n_resources = ARRAY_SIZE(msm8660_rpm_resource_table),
245 .req_ctx_off = 3,
246 .req_sel_off = 11,
247 .ack_ctx_off = 19,
248 .ack_sel_off = 27,
249 .req_sel_size = 7,
250 .ack_sel_size = 7,
251 };
252
253 static const struct qcom_rpm_resource msm8960_rpm_resource_table[] = {
254 [QCOM_RPM_CXO_CLK] = { 25, 9, 5, 1 },
255 [QCOM_RPM_PXO_CLK] = { 26, 10, 6, 1 },
256 [QCOM_RPM_APPS_FABRIC_CLK] = { 27, 11, 8, 1 },
257 [QCOM_RPM_SYS_FABRIC_CLK] = { 28, 12, 9, 1 },
258 [QCOM_RPM_MM_FABRIC_CLK] = { 29, 13, 10, 1 },
259 [QCOM_RPM_DAYTONA_FABRIC_CLK] = { 30, 14, 11, 1 },
260 [QCOM_RPM_SFPB_CLK] = { 31, 15, 12, 1 },
261 [QCOM_RPM_CFPB_CLK] = { 32, 16, 13, 1 },
262 [QCOM_RPM_MMFPB_CLK] = { 33, 17, 14, 1 },
263 [QCOM_RPM_EBI1_CLK] = { 34, 18, 16, 1 },
264 [QCOM_RPM_APPS_FABRIC_HALT] = { 35, 19, 18, 1 },
265 [QCOM_RPM_APPS_FABRIC_MODE] = { 37, 20, 19, 1 },
266 [QCOM_RPM_APPS_FABRIC_IOCTL] = { 40, 21, 20, 1 },
267 [QCOM_RPM_APPS_FABRIC_ARB] = { 41, 22, 21, 12 },
268 [QCOM_RPM_SYS_FABRIC_HALT] = { 53, 23, 22, 1 },
269 [QCOM_RPM_SYS_FABRIC_MODE] = { 55, 24, 23, 1 },
270 [QCOM_RPM_SYS_FABRIC_IOCTL] = { 58, 25, 24, 1 },
271 [QCOM_RPM_SYS_FABRIC_ARB] = { 59, 26, 25, 29 },
272 [QCOM_RPM_MM_FABRIC_HALT] = { 88, 27, 26, 1 },
273 [QCOM_RPM_MM_FABRIC_MODE] = { 90, 28, 27, 1 },
274 [QCOM_RPM_MM_FABRIC_IOCTL] = { 93, 29, 28, 1 },
275 [QCOM_RPM_MM_FABRIC_ARB] = { 94, 30, 29, 23 },
276 [QCOM_RPM_PM8921_SMPS1] = { 117, 31, 30, 2 },
277 [QCOM_RPM_PM8921_SMPS2] = { 119, 33, 31, 2 },
278 [QCOM_RPM_PM8921_SMPS3] = { 121, 35, 32, 2 },
279 [QCOM_RPM_PM8921_SMPS4] = { 123, 37, 33, 2 },
280 [QCOM_RPM_PM8921_SMPS5] = { 125, 39, 34, 2 },
281 [QCOM_RPM_PM8921_SMPS6] = { 127, 41, 35, 2 },
282 [QCOM_RPM_PM8921_SMPS7] = { 129, 43, 36, 2 },
283 [QCOM_RPM_PM8921_SMPS8] = { 131, 45, 37, 2 },
284 [QCOM_RPM_PM8921_LDO1] = { 133, 47, 38, 2 },
285 [QCOM_RPM_PM8921_LDO2] = { 135, 49, 39, 2 },
286 [QCOM_RPM_PM8921_LDO3] = { 137, 51, 40, 2 },
287 [QCOM_RPM_PM8921_LDO4] = { 139, 53, 41, 2 },
288 [QCOM_RPM_PM8921_LDO5] = { 141, 55, 42, 2 },
289 [QCOM_RPM_PM8921_LDO6] = { 143, 57, 43, 2 },
290 [QCOM_RPM_PM8921_LDO7] = { 145, 59, 44, 2 },
291 [QCOM_RPM_PM8921_LDO8] = { 147, 61, 45, 2 },
292 [QCOM_RPM_PM8921_LDO9] = { 149, 63, 46, 2 },
293 [QCOM_RPM_PM8921_LDO10] = { 151, 65, 47, 2 },
294 [QCOM_RPM_PM8921_LDO11] = { 153, 67, 48, 2 },
295 [QCOM_RPM_PM8921_LDO12] = { 155, 69, 49, 2 },
296 [QCOM_RPM_PM8921_LDO13] = { 157, 71, 50, 2 },
297 [QCOM_RPM_PM8921_LDO14] = { 159, 73, 51, 2 },
298 [QCOM_RPM_PM8921_LDO15] = { 161, 75, 52, 2 },
299 [QCOM_RPM_PM8921_LDO16] = { 163, 77, 53, 2 },
300 [QCOM_RPM_PM8921_LDO17] = { 165, 79, 54, 2 },
301 [QCOM_RPM_PM8921_LDO18] = { 167, 81, 55, 2 },
302 [QCOM_RPM_PM8921_LDO19] = { 169, 83, 56, 2 },
303 [QCOM_RPM_PM8921_LDO20] = { 171, 85, 57, 2 },
304 [QCOM_RPM_PM8921_LDO21] = { 173, 87, 58, 2 },
305 [QCOM_RPM_PM8921_LDO22] = { 175, 89, 59, 2 },
306 [QCOM_RPM_PM8921_LDO23] = { 177, 91, 60, 2 },
307 [QCOM_RPM_PM8921_LDO24] = { 179, 93, 61, 2 },
308 [QCOM_RPM_PM8921_LDO25] = { 181, 95, 62, 2 },
309 [QCOM_RPM_PM8921_LDO26] = { 183, 97, 63, 2 },
310 [QCOM_RPM_PM8921_LDO27] = { 185, 99, 64, 2 },
311 [QCOM_RPM_PM8921_LDO28] = { 187, 101, 65, 2 },
312 [QCOM_RPM_PM8921_LDO29] = { 189, 103, 66, 2 },
313 [QCOM_RPM_PM8921_CLK1] = { 191, 105, 67, 2 },
314 [QCOM_RPM_PM8921_CLK2] = { 193, 107, 68, 2 },
315 [QCOM_RPM_PM8921_LVS1] = { 195, 109, 69, 1 },
316 [QCOM_RPM_PM8921_LVS2] = { 196, 110, 70, 1 },
317 [QCOM_RPM_PM8921_LVS3] = { 197, 111, 71, 1 },
318 [QCOM_RPM_PM8921_LVS4] = { 198, 112, 72, 1 },
319 [QCOM_RPM_PM8921_LVS5] = { 199, 113, 73, 1 },
320 [QCOM_RPM_PM8921_LVS6] = { 200, 114, 74, 1 },
321 [QCOM_RPM_PM8921_LVS7] = { 201, 115, 75, 1 },
322 [QCOM_RPM_PM8921_NCP] = { 202, 116, 80, 2 },
323 [QCOM_RPM_CXO_BUFFERS] = { 204, 118, 81, 1 },
324 [QCOM_RPM_USB_OTG_SWITCH] = { 205, 119, 82, 1 },
325 [QCOM_RPM_HDMI_SWITCH] = { 206, 120, 83, 1 },
326 [QCOM_RPM_DDR_DMM] = { 207, 121, 84, 2 },
327 };
328
329 static const struct qcom_rpm_data msm8960_template = {
330 .version = 3,
331 .resource_table = msm8960_rpm_resource_table,
332 .n_resources = ARRAY_SIZE(msm8960_rpm_resource_table),
333 .req_ctx_off = 3,
334 .req_sel_off = 11,
335 .ack_ctx_off = 15,
336 .ack_sel_off = 23,
337 .req_sel_size = 4,
338 .ack_sel_size = 7,
339 };
340
341 static const struct qcom_rpm_resource ipq806x_rpm_resource_table[] = {
342 [QCOM_RPM_CXO_CLK] = { 25, 9, 5, 1 },
343 [QCOM_RPM_PXO_CLK] = { 26, 10, 6, 1 },
344 [QCOM_RPM_APPS_FABRIC_CLK] = { 27, 11, 8, 1 },
345 [QCOM_RPM_SYS_FABRIC_CLK] = { 28, 12, 9, 1 },
346 [QCOM_RPM_NSS_FABRIC_0_CLK] = { 29, 13, 10, 1 },
347 [QCOM_RPM_DAYTONA_FABRIC_CLK] = { 30, 14, 11, 1 },
348 [QCOM_RPM_SFPB_CLK] = { 31, 15, 12, 1 },
349 [QCOM_RPM_CFPB_CLK] = { 32, 16, 13, 1 },
350 [QCOM_RPM_NSS_FABRIC_1_CLK] = { 33, 17, 14, 1 },
351 [QCOM_RPM_EBI1_CLK] = { 34, 18, 16, 1 },
352 [QCOM_RPM_APPS_FABRIC_HALT] = { 35, 19, 18, 2 },
353 [QCOM_RPM_APPS_FABRIC_MODE] = { 37, 20, 19, 3 },
354 [QCOM_RPM_APPS_FABRIC_IOCTL] = { 40, 21, 20, 1 },
355 [QCOM_RPM_APPS_FABRIC_ARB] = { 41, 22, 21, 12 },
356 [QCOM_RPM_SYS_FABRIC_HALT] = { 53, 23, 22, 2 },
357 [QCOM_RPM_SYS_FABRIC_MODE] = { 55, 24, 23, 3 },
358 [QCOM_RPM_SYS_FABRIC_IOCTL] = { 58, 25, 24, 1 },
359 [QCOM_RPM_SYS_FABRIC_ARB] = { 59, 26, 25, 30 },
360 [QCOM_RPM_MM_FABRIC_HALT] = { 89, 27, 26, 2 },
361 [QCOM_RPM_MM_FABRIC_MODE] = { 91, 28, 27, 3 },
362 [QCOM_RPM_MM_FABRIC_IOCTL] = { 94, 29, 28, 1 },
363 [QCOM_RPM_MM_FABRIC_ARB] = { 95, 30, 29, 2 },
364 [QCOM_RPM_CXO_BUFFERS] = { 209, 33, 31, 1 },
365 [QCOM_RPM_USB_OTG_SWITCH] = { 210, 34, 32, 1 },
366 [QCOM_RPM_HDMI_SWITCH] = { 211, 35, 33, 1 },
367 [QCOM_RPM_DDR_DMM] = { 212, 36, 34, 2 },
368 [QCOM_RPM_VDDMIN_GPIO] = { 215, 40, 39, 1 },
369 [QCOM_RPM_SMB208_S1a] = { 216, 41, 90, 2 },
370 [QCOM_RPM_SMB208_S1b] = { 218, 43, 91, 2 },
371 [QCOM_RPM_SMB208_S2a] = { 220, 45, 92, 2 },
372 [QCOM_RPM_SMB208_S2b] = { 222, 47, 93, 2 },
373 };
374
375 static const struct qcom_rpm_data ipq806x_template = {
376 .version = 3,
377 .resource_table = ipq806x_rpm_resource_table,
378 .n_resources = ARRAY_SIZE(ipq806x_rpm_resource_table),
379 .req_ctx_off = 3,
380 .req_sel_off = 11,
381 .ack_ctx_off = 15,
382 .ack_sel_off = 23,
383 .req_sel_size = 4,
384 .ack_sel_size = 7,
385 };
386
387 static const struct qcom_rpm_resource mdm9615_rpm_resource_table[] = {
388 [QCOM_RPM_CXO_CLK] = { 25, 9, 5, 1 },
389 [QCOM_RPM_SYS_FABRIC_CLK] = { 26, 10, 9, 1 },
390 [QCOM_RPM_DAYTONA_FABRIC_CLK] = { 27, 11, 11, 1 },
391 [QCOM_RPM_SFPB_CLK] = { 28, 12, 12, 1 },
392 [QCOM_RPM_CFPB_CLK] = { 29, 13, 13, 1 },
393 [QCOM_RPM_EBI1_CLK] = { 30, 14, 16, 1 },
394 [QCOM_RPM_APPS_FABRIC_HALT] = { 31, 15, 22, 2 },
395 [QCOM_RPM_APPS_FABRIC_MODE] = { 33, 16, 23, 3 },
396 [QCOM_RPM_APPS_FABRIC_IOCTL] = { 36, 17, 24, 1 },
397 [QCOM_RPM_APPS_FABRIC_ARB] = { 37, 18, 25, 27 },
398 [QCOM_RPM_PM8018_SMPS1] = { 64, 19, 30, 2 },
399 [QCOM_RPM_PM8018_SMPS2] = { 66, 21, 31, 2 },
400 [QCOM_RPM_PM8018_SMPS3] = { 68, 23, 32, 2 },
401 [QCOM_RPM_PM8018_SMPS4] = { 70, 25, 33, 2 },
402 [QCOM_RPM_PM8018_SMPS5] = { 72, 27, 34, 2 },
403 [QCOM_RPM_PM8018_LDO1] = { 74, 29, 35, 2 },
404 [QCOM_RPM_PM8018_LDO2] = { 76, 31, 36, 2 },
405 [QCOM_RPM_PM8018_LDO3] = { 78, 33, 37, 2 },
406 [QCOM_RPM_PM8018_LDO4] = { 80, 35, 38, 2 },
407 [QCOM_RPM_PM8018_LDO5] = { 82, 37, 39, 2 },
408 [QCOM_RPM_PM8018_LDO6] = { 84, 39, 40, 2 },
409 [QCOM_RPM_PM8018_LDO7] = { 86, 41, 41, 2 },
410 [QCOM_RPM_PM8018_LDO8] = { 88, 43, 42, 2 },
411 [QCOM_RPM_PM8018_LDO9] = { 90, 45, 43, 2 },
412 [QCOM_RPM_PM8018_LDO10] = { 92, 47, 44, 2 },
413 [QCOM_RPM_PM8018_LDO11] = { 94, 49, 45, 2 },
414 [QCOM_RPM_PM8018_LDO12] = { 96, 51, 46, 2 },
415 [QCOM_RPM_PM8018_LDO13] = { 98, 53, 47, 2 },
416 [QCOM_RPM_PM8018_LDO14] = { 100, 55, 48, 2 },
417 [QCOM_RPM_PM8018_LVS1] = { 102, 57, 49, 1 },
418 [QCOM_RPM_PM8018_NCP] = { 103, 58, 80, 2 },
419 [QCOM_RPM_CXO_BUFFERS] = { 105, 60, 81, 1 },
420 [QCOM_RPM_USB_OTG_SWITCH] = { 106, 61, 82, 1 },
421 [QCOM_RPM_HDMI_SWITCH] = { 107, 62, 83, 1 },
422 [QCOM_RPM_VOLTAGE_CORNER] = { 109, 64, 87, 1 },
423 };
424
425 static const struct qcom_rpm_data mdm9615_template = {
426 .version = 3,
427 .resource_table = mdm9615_rpm_resource_table,
428 .n_resources = ARRAY_SIZE(mdm9615_rpm_resource_table),
429 .req_ctx_off = 3,
430 .req_sel_off = 11,
431 .ack_ctx_off = 15,
432 .ack_sel_off = 23,
433 .req_sel_size = 4,
434 .ack_sel_size = 7,
435 };
436
437 static const struct of_device_id qcom_rpm_of_match[] = {
438 { .compatible = "qcom,rpm-apq8064", .data = &apq8064_template },
439 { .compatible = "qcom,rpm-msm8660", .data = &msm8660_template },
440 { .compatible = "qcom,rpm-msm8960", .data = &msm8960_template },
441 { .compatible = "qcom,rpm-ipq8064", .data = &ipq806x_template },
442 { .compatible = "qcom,rpm-mdm9615", .data = &mdm9615_template },
443 { }
444 };
445 MODULE_DEVICE_TABLE(of, qcom_rpm_of_match);
446
447 int qcom_rpm_write(struct qcom_rpm *rpm,
448 int state,
449 int resource,
450 u32 *buf, size_t count)
451 {
452 const struct qcom_rpm_resource *res;
453 const struct qcom_rpm_data *data = rpm->data;
454 u32 sel_mask[RPM_MAX_SEL_SIZE] = { 0 };
455 int left;
456 int ret = 0;
457 int i;
458
459 if (WARN_ON(resource < 0 || resource >= data->n_resources))
460 return -EINVAL;
461
462 res = &data->resource_table[resource];
463 if (WARN_ON(res->size != count))
464 return -EINVAL;
465
466 mutex_lock(&rpm->lock);
467
468 for (i = 0; i < res->size; i++)
469 writel_relaxed(buf[i], RPM_REQ_REG(rpm, res->target_id + i));
470
471 bitmap_set((unsigned long *)sel_mask, res->select_id, 1);
472 for (i = 0; i < rpm->data->req_sel_size; i++) {
473 writel_relaxed(sel_mask[i],
474 RPM_CTRL_REG(rpm, rpm->data->req_sel_off + i));
475 }
476
477 writel_relaxed(BIT(state), RPM_CTRL_REG(rpm, rpm->data->req_ctx_off));
478
479 reinit_completion(&rpm->ack);
480 regmap_write(rpm->ipc_regmap, rpm->ipc_offset, BIT(rpm->ipc_bit));
481
482 left = wait_for_completion_timeout(&rpm->ack, RPM_REQUEST_TIMEOUT);
483 if (!left)
484 ret = -ETIMEDOUT;
485 else if (rpm->ack_status & RPM_REJECTED)
486 ret = -EIO;
487
488 mutex_unlock(&rpm->lock);
489
490 return ret;
491 }
492 EXPORT_SYMBOL(qcom_rpm_write);
493
494 static irqreturn_t qcom_rpm_ack_interrupt(int irq, void *dev)
495 {
496 struct qcom_rpm *rpm = dev;
497 u32 ack;
498 int i;
499
500 ack = readl_relaxed(RPM_CTRL_REG(rpm, rpm->data->ack_ctx_off));
501 for (i = 0; i < rpm->data->ack_sel_size; i++)
502 writel_relaxed(0,
503 RPM_CTRL_REG(rpm, rpm->data->ack_sel_off + i));
504 writel(0, RPM_CTRL_REG(rpm, rpm->data->ack_ctx_off));
505
506 if (ack & RPM_NOTIFICATION) {
507 dev_warn(rpm->dev, "ignoring notification!\n");
508 } else {
509 rpm->ack_status = ack;
510 complete(&rpm->ack);
511 }
512
513 return IRQ_HANDLED;
514 }
515
516 static irqreturn_t qcom_rpm_err_interrupt(int irq, void *dev)
517 {
518 struct qcom_rpm *rpm = dev;
519
520 regmap_write(rpm->ipc_regmap, rpm->ipc_offset, BIT(rpm->ipc_bit));
521 dev_err(rpm->dev, "RPM triggered fatal error\n");
522
523 return IRQ_HANDLED;
524 }
525
526 static irqreturn_t qcom_rpm_wakeup_interrupt(int irq, void *dev)
527 {
528 return IRQ_HANDLED;
529 }
530
531 static int qcom_rpm_probe(struct platform_device *pdev)
532 {
533 struct device_node *syscon_np;
534 struct qcom_rpm *rpm;
535 u32 fw_version[3];
536 int irq_wakeup;
537 int irq_ack;
538 int irq_err;
539 int ret;
540
541 rpm = devm_kzalloc(&pdev->dev, sizeof(*rpm), GFP_KERNEL);
542 if (!rpm)
543 return -ENOMEM;
544
545 rpm->dev = &pdev->dev;
546 mutex_init(&rpm->lock);
547 init_completion(&rpm->ack);
548
549 /* Enable message RAM clock */
550 rpm->ramclk = devm_clk_get_enabled(&pdev->dev, "ram");
551 if (IS_ERR(rpm->ramclk)) {
552 ret = PTR_ERR(rpm->ramclk);
553 if (ret == -EPROBE_DEFER)
554 return ret;
555 /*
556 * Fall through in all other cases, as the clock is
557 * optional. (Does not exist on all platforms.)
558 */
559 rpm->ramclk = NULL;
560 }
561
562 irq_ack = platform_get_irq_byname(pdev, "ack");
563 if (irq_ack < 0)
564 return irq_ack;
565
566 irq_err = platform_get_irq_byname(pdev, "err");
567 if (irq_err < 0)
568 return irq_err;
569
570 irq_wakeup = platform_get_irq_byname(pdev, "wakeup");
571 if (irq_wakeup < 0)
572 return irq_wakeup;
573
574 rpm->data = device_get_match_data(&pdev->dev);
575 if (!rpm->data)
576 return -ENODEV;
577
578 rpm->status_regs = devm_platform_get_and_ioremap_resource(pdev, 0, NULL);
579 if (IS_ERR(rpm->status_regs))
580 return PTR_ERR(rpm->status_regs);
581 rpm->ctrl_regs = rpm->status_regs + 0x400;
582 rpm->req_regs = rpm->status_regs + 0x600;
583
584 syscon_np = of_parse_phandle(pdev->dev.of_node, "qcom,ipc", 0);
585 if (!syscon_np) {
586 dev_err(&pdev->dev, "no qcom,ipc node\n");
587 return -ENODEV;
588 }
589
590 rpm->ipc_regmap = syscon_node_to_regmap(syscon_np);
591 of_node_put(syscon_np);
592 if (IS_ERR(rpm->ipc_regmap))
593 return PTR_ERR(rpm->ipc_regmap);
594
595 ret = of_property_read_u32_index(pdev->dev.of_node, "qcom,ipc", 1,
596 &rpm->ipc_offset);
597 if (ret < 0) {
598 dev_err(&pdev->dev, "no offset in qcom,ipc\n");
599 return -EINVAL;
600 }
601
602 ret = of_property_read_u32_index(pdev->dev.of_node, "qcom,ipc", 2,
603 &rpm->ipc_bit);
604 if (ret < 0) {
605 dev_err(&pdev->dev, "no bit in qcom,ipc\n");
606 return -EINVAL;
607 }
608
609 dev_set_drvdata(&pdev->dev, rpm);
610
611 fw_version[0] = readl(RPM_STATUS_REG(rpm, 0));
612 fw_version[1] = readl(RPM_STATUS_REG(rpm, 1));
613 fw_version[2] = readl(RPM_STATUS_REG(rpm, 2));
614 if (fw_version[0] != rpm->data->version) {
615 dev_err(&pdev->dev,
616 "RPM version %u.%u.%u incompatible with driver version %u",
617 fw_version[0],
618 fw_version[1],
619 fw_version[2],
620 rpm->data->version);
621 return -EFAULT;
622 }
623
624 writel(fw_version[0], RPM_CTRL_REG(rpm, 0));
625 writel(fw_version[1], RPM_CTRL_REG(rpm, 1));
626 writel(fw_version[2], RPM_CTRL_REG(rpm, 2));
627
628 dev_info(&pdev->dev, "RPM firmware %u.%u.%u\n", fw_version[0],
629 fw_version[1],
630 fw_version[2]);
631
632 ret = devm_request_irq(&pdev->dev,
633 irq_ack,
634 qcom_rpm_ack_interrupt,
635 IRQF_TRIGGER_RISING,
636 "qcom_rpm_ack",
637 rpm);
638 if (ret) {
639 dev_err(&pdev->dev, "failed to request ack interrupt\n");
640 return ret;
641 }
642
643 ret = irq_set_irq_wake(irq_ack, 1);
644 if (ret)
645 dev_warn(&pdev->dev, "failed to mark ack irq as wakeup\n");
646
647 ret = devm_request_irq(&pdev->dev,
648 irq_err,
649 qcom_rpm_err_interrupt,
650 IRQF_TRIGGER_RISING,
651 "qcom_rpm_err",
652 rpm);
653 if (ret) {
654 dev_err(&pdev->dev, "failed to request err interrupt\n");
655 return ret;
656 }
657
658 ret = devm_request_irq(&pdev->dev,
659 irq_wakeup,
660 qcom_rpm_wakeup_interrupt,
661 IRQF_TRIGGER_RISING,
662 "qcom_rpm_wakeup",
663 rpm);
664 if (ret) {
665 dev_err(&pdev->dev, "failed to request wakeup interrupt\n");
666 return ret;
667 }
668
669 ret = irq_set_irq_wake(irq_wakeup, 1);
670 if (ret)
671 dev_warn(&pdev->dev, "failed to mark wakeup irq as wakeup\n");
672
673 return devm_of_platform_populate(&pdev->dev);
674 }
675
676 static struct platform_driver qcom_rpm_driver = {
677 .probe = qcom_rpm_probe,
678 .driver = {
679 .name = "qcom_rpm",
680 .of_match_table = qcom_rpm_of_match,
681 },
682 };
683
684 static int __init qcom_rpm_init(void)
685 {
686 return platform_driver_register(&qcom_rpm_driver);
687 }
688 arch_initcall(qcom_rpm_init);
689
690 static void __exit qcom_rpm_exit(void)
691 {
692 platform_driver_unregister(&qcom_rpm_driver);
693 }
694 module_exit(qcom_rpm_exit)
695
696 MODULE_DESCRIPTION("Qualcomm Resource Power Manager driver");
697 MODULE_LICENSE("GPL v2");
698 MODULE_AUTHOR("Bjorn Andersson <bjorn.andersson@sonymobile.com>");
Linux Kernel