?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 4.9.151
[linux/fpc-iii.git] / arch / mips / txx9 / generic / setup_tx4938.c
blobba265bf1fd06703645cb4a353c3100013741a324
1 /*
2 * TX4938/4937 setup routines
3 * Based on linux/arch/mips/txx9/rbtx4938/setup.c,
4 * and RBTX49xx patch from CELF patch archive.
5 *
6 * 2003-2005 (c) MontaVista Software, Inc.
7 * (C) Copyright TOSHIBA CORPORATION 2000-2001, 2004-2007
8 *
9 * This file is subject to the terms and conditions of the GNU General Public
10 * License. See the file "COPYING" in the main directory of this archive
11 * for more details.
12 */
13 #include <linux/init.h>
14 #include <linux/ioport.h>
15 #include <linux/delay.h>
16 #include <linux/param.h>
17 #include <linux/ptrace.h>
18 #include <linux/mtd/physmap.h>
19 #include <linux/platform_device.h>
20 #include <asm/reboot.h>
21 #include <asm/traps.h>
22 #include <asm/txx9irq.h>
23 #include <asm/txx9tmr.h>
24 #include <asm/txx9pio.h>
25 #include <asm/txx9/generic.h>
26 #include <asm/txx9/ndfmc.h>
27 #include <asm/txx9/dmac.h>
28 #include <asm/txx9/tx4938.h>
29
30 static void __init tx4938_wdr_init(void)
31 {
32 /* report watchdog reset status */
33 if (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDRST)
34 pr_warn("Watchdog reset detected at 0x%lx\n",
35 read_c0_errorepc());
36 /* clear WatchDogReset (W1C) */
37 tx4938_ccfg_set(TX4938_CCFG_WDRST);
38 /* do reset on watchdog */
39 tx4938_ccfg_set(TX4938_CCFG_WR);
40 }
41
42 void __init tx4938_wdt_init(void)
43 {
44 txx9_wdt_init(TX4938_TMR_REG(2) & 0xfffffffffULL);
45 }
46
47 static void tx4938_machine_restart(char *command)
48 {
49 local_irq_disable();
50 pr_emerg("Rebooting (with %s watchdog reset)...\n",
51 (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDREXEN) ?
52 "external" : "internal");
53 /* clear watchdog status */
54 tx4938_ccfg_set(TX4938_CCFG_WDRST); /* W1C */
55 txx9_wdt_now(TX4938_TMR_REG(2) & 0xfffffffffULL);
56 while (!(____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDRST))
57 ;
58 mdelay(10);
59 if (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDREXEN) {
60 pr_emerg("Rebooting (with internal watchdog reset)...\n");
61 /* External WDRST failed. Do internal watchdog reset */
62 tx4938_ccfg_clear(TX4938_CCFG_WDREXEN);
63 }
64 /* fallback */
65 (*_machine_halt)();
66 }
67
68 void show_registers(struct pt_regs *regs);
69 static int tx4938_be_handler(struct pt_regs *regs, int is_fixup)
70 {
71 int data = regs->cp0_cause & 4;
72 console_verbose();
73 pr_err("%cBE exception at %#lx\n", data ? 'D' : 'I', regs->cp0_epc);
74 pr_err("ccfg:%llx, toea:%llx\n",
75 (unsigned long long)____raw_readq(&tx4938_ccfgptr->ccfg),
76 (unsigned long long)____raw_readq(&tx4938_ccfgptr->toea));
77 #ifdef CONFIG_PCI
78 tx4927_report_pcic_status();
79 #endif
80 show_registers(regs);
81 panic("BusError!");
82 }
83 static void __init tx4938_be_init(void)
84 {
85 board_be_handler = tx4938_be_handler;
86 }
87
88 static struct resource tx4938_sdram_resource[4];
89 static struct resource tx4938_sram_resource;
90
91 #define TX4938_SRAM_SIZE 0x800
92
93 void __init tx4938_setup(void)
94 {
95 int i;
96 __u32 divmode;
97 unsigned int cpuclk = 0;
98 u64 ccfg;
99
100 txx9_reg_res_init(TX4938_REV_PCODE(), TX4938_REG_BASE,
101 TX4938_REG_SIZE);
102 set_c0_config(TX49_CONF_CWFON);
103
104 /* SDRAMC,EBUSC are configured by PROM */
105 for (i = 0; i < 8; i++) {
106 if (!(TX4938_EBUSC_CR(i) & 0x8))
107 continue; /* disabled */
108 txx9_ce_res[i].start = (unsigned long)TX4938_EBUSC_BA(i);
109 txx9_ce_res[i].end =
110 txx9_ce_res[i].start + TX4938_EBUSC_SIZE(i) - 1;
111 request_resource(&iomem_resource, &txx9_ce_res[i]);
112 }
113
114 /* clocks */
115 ccfg = ____raw_readq(&tx4938_ccfgptr->ccfg);
116 if (txx9_master_clock) {
117 /* calculate gbus_clock and cpu_clock from master_clock */
118 divmode = (__u32)ccfg & TX4938_CCFG_DIVMODE_MASK;
119 switch (divmode) {
120 case TX4938_CCFG_DIVMODE_8:
121 case TX4938_CCFG_DIVMODE_10:
122 case TX4938_CCFG_DIVMODE_12:
123 case TX4938_CCFG_DIVMODE_16:
124 case TX4938_CCFG_DIVMODE_18:
125 txx9_gbus_clock = txx9_master_clock * 4; break;
126 default:
127 txx9_gbus_clock = txx9_master_clock;
128 }
129 switch (divmode) {
130 case TX4938_CCFG_DIVMODE_2:
131 case TX4938_CCFG_DIVMODE_8:
132 cpuclk = txx9_gbus_clock * 2; break;
133 case TX4938_CCFG_DIVMODE_2_5:
134 case TX4938_CCFG_DIVMODE_10:
135 cpuclk = txx9_gbus_clock * 5 / 2; break;
136 case TX4938_CCFG_DIVMODE_3:
137 case TX4938_CCFG_DIVMODE_12:
138 cpuclk = txx9_gbus_clock * 3; break;
139 case TX4938_CCFG_DIVMODE_4:
140 case TX4938_CCFG_DIVMODE_16:
141 cpuclk = txx9_gbus_clock * 4; break;
142 case TX4938_CCFG_DIVMODE_4_5:
143 case TX4938_CCFG_DIVMODE_18:
144 cpuclk = txx9_gbus_clock * 9 / 2; break;
145 }
146 txx9_cpu_clock = cpuclk;
147 } else {
148 if (txx9_cpu_clock == 0)
149 txx9_cpu_clock = 300000000; /* 300MHz */
150 /* calculate gbus_clock and master_clock from cpu_clock */
151 cpuclk = txx9_cpu_clock;
152 divmode = (__u32)ccfg & TX4938_CCFG_DIVMODE_MASK;
153 switch (divmode) {
154 case TX4938_CCFG_DIVMODE_2:
155 case TX4938_CCFG_DIVMODE_8:
156 txx9_gbus_clock = cpuclk / 2; break;
157 case TX4938_CCFG_DIVMODE_2_5:
158 case TX4938_CCFG_DIVMODE_10:
159 txx9_gbus_clock = cpuclk * 2 / 5; break;
160 case TX4938_CCFG_DIVMODE_3:
161 case TX4938_CCFG_DIVMODE_12:
162 txx9_gbus_clock = cpuclk / 3; break;
163 case TX4938_CCFG_DIVMODE_4:
164 case TX4938_CCFG_DIVMODE_16:
165 txx9_gbus_clock = cpuclk / 4; break;
166 case TX4938_CCFG_DIVMODE_4_5:
167 case TX4938_CCFG_DIVMODE_18:
168 txx9_gbus_clock = cpuclk * 2 / 9; break;
169 }
170 switch (divmode) {
171 case TX4938_CCFG_DIVMODE_8:
172 case TX4938_CCFG_DIVMODE_10:
173 case TX4938_CCFG_DIVMODE_12:
174 case TX4938_CCFG_DIVMODE_16:
175 case TX4938_CCFG_DIVMODE_18:
176 txx9_master_clock = txx9_gbus_clock / 4; break;
177 default:
178 txx9_master_clock = txx9_gbus_clock;
179 }
180 }
181 /* change default value to udelay/mdelay take reasonable time */
182 loops_per_jiffy = txx9_cpu_clock / HZ / 2;
183
184 /* CCFG */
185 tx4938_wdr_init();
186 /* clear BusErrorOnWrite flag (W1C) */
187 tx4938_ccfg_set(TX4938_CCFG_BEOW);
188 /* enable Timeout BusError */
189 if (txx9_ccfg_toeon)
190 tx4938_ccfg_set(TX4938_CCFG_TOE);
191
192 /* DMA selection */
193 txx9_clear64(&tx4938_ccfgptr->pcfg, TX4938_PCFG_DMASEL_ALL);
194
195 /* Use external clock for external arbiter */
196 if (!(____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCIARB))
197 txx9_clear64(&tx4938_ccfgptr->pcfg, TX4938_PCFG_PCICLKEN_ALL);
198
199 printk(KERN_INFO "%s -- %dMHz(M%dMHz) CRIR:%08x CCFG:%llx PCFG:%llx\n",
200 txx9_pcode_str,
201 (cpuclk + 500000) / 1000000,
202 (txx9_master_clock + 500000) / 1000000,
203 (__u32)____raw_readq(&tx4938_ccfgptr->crir),
204 (unsigned long long)____raw_readq(&tx4938_ccfgptr->ccfg),
205 (unsigned long long)____raw_readq(&tx4938_ccfgptr->pcfg));
206
207 printk(KERN_INFO "%s SDRAMC --", txx9_pcode_str);
208 for (i = 0; i < 4; i++) {
209 __u64 cr = TX4938_SDRAMC_CR(i);
210 unsigned long base, size;
211 if (!((__u32)cr & 0x00000400))
212 continue; /* disabled */
213 base = (unsigned long)(cr >> 49) << 21;
214 size = (((unsigned long)(cr >> 33) & 0x7fff) + 1) << 21;
215 printk(" CR%d:%016llx", i, (unsigned long long)cr);
216 tx4938_sdram_resource[i].name = "SDRAM";
217 tx4938_sdram_resource[i].start = base;
218 tx4938_sdram_resource[i].end = base + size - 1;
219 tx4938_sdram_resource[i].flags = IORESOURCE_MEM;
220 request_resource(&iomem_resource, &tx4938_sdram_resource[i]);
221 }
222 printk(" TR:%09llx\n",
223 (unsigned long long)____raw_readq(&tx4938_sdramcptr->tr));
224
225 /* SRAM */
226 if (txx9_pcode == 0x4938 && ____raw_readq(&tx4938_sramcptr->cr) & 1) {
227 unsigned int size = TX4938_SRAM_SIZE;
228 tx4938_sram_resource.name = "SRAM";
229 tx4938_sram_resource.start =
230 (____raw_readq(&tx4938_sramcptr->cr) >> (39-11))
231 & ~(size - 1);
232 tx4938_sram_resource.end =
233 tx4938_sram_resource.start + TX4938_SRAM_SIZE - 1;
234 tx4938_sram_resource.flags = IORESOURCE_MEM;
235 request_resource(&iomem_resource, &tx4938_sram_resource);
236 }
237
238 /* TMR */
239 /* disable all timers */
240 for (i = 0; i < TX4938_NR_TMR; i++)
241 txx9_tmr_init(TX4938_TMR_REG(i) & 0xfffffffffULL);
242
243 /* PIO */
244 __raw_writel(0, &tx4938_pioptr->maskcpu);
245 __raw_writel(0, &tx4938_pioptr->maskext);
246
247 if (txx9_pcode == 0x4938) {
248 __u64 pcfg = ____raw_readq(&tx4938_ccfgptr->pcfg);
249 /* set PCIC1 reset */
250 txx9_set64(&tx4938_ccfgptr->clkctr, TX4938_CLKCTR_PCIC1RST);
251 if (pcfg & (TX4938_PCFG_ETH0_SEL | TX4938_PCFG_ETH1_SEL)) {
252 mdelay(1); /* at least 128 cpu clock */
253 /* clear PCIC1 reset */
254 txx9_clear64(&tx4938_ccfgptr->clkctr,
255 TX4938_CLKCTR_PCIC1RST);
256 } else {
257 printk(KERN_INFO "%s: stop PCIC1\n", txx9_pcode_str);
258 /* stop PCIC1 */
259 txx9_set64(&tx4938_ccfgptr->clkctr,
260 TX4938_CLKCTR_PCIC1CKD);
261 }
262 if (!(pcfg & TX4938_PCFG_ETH0_SEL)) {
263 printk(KERN_INFO "%s: stop ETH0\n", txx9_pcode_str);
264 txx9_set64(&tx4938_ccfgptr->clkctr,
265 TX4938_CLKCTR_ETH0RST);
266 txx9_set64(&tx4938_ccfgptr->clkctr,
267 TX4938_CLKCTR_ETH0CKD);
268 }
269 if (!(pcfg & TX4938_PCFG_ETH1_SEL)) {
270 printk(KERN_INFO "%s: stop ETH1\n", txx9_pcode_str);
271 txx9_set64(&tx4938_ccfgptr->clkctr,
272 TX4938_CLKCTR_ETH1RST);
273 txx9_set64(&tx4938_ccfgptr->clkctr,
274 TX4938_CLKCTR_ETH1CKD);
275 }
276 }
277
278 _machine_restart = tx4938_machine_restart;
279 board_be_init = tx4938_be_init;
280 }
281
282 void __init tx4938_time_init(unsigned int tmrnr)
283 {
284 if (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_TINTDIS)
285 txx9_clockevent_init(TX4938_TMR_REG(tmrnr) & 0xfffffffffULL,
286 TXX9_IRQ_BASE + TX4938_IR_TMR(tmrnr),
287 TXX9_IMCLK);
288 }
289
290 void __init tx4938_sio_init(unsigned int sclk, unsigned int cts_mask)
291 {
292 int i;
293 unsigned int ch_mask = 0;
294
295 if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_ETH0_SEL)
296 ch_mask |= 1 << 1; /* disable SIO1 by PCFG setting */
297 for (i = 0; i < 2; i++) {
298 if ((1 << i) & ch_mask)
299 continue;
300 txx9_sio_init(TX4938_SIO_REG(i) & 0xfffffffffULL,
301 TXX9_IRQ_BASE + TX4938_IR_SIO(i),
302 i, sclk, (1 << i) & cts_mask);
303 }
304 }
305
306 void __init tx4938_spi_init(int busid)
307 {
308 txx9_spi_init(busid, TX4938_SPI_REG & 0xfffffffffULL,
309 TXX9_IRQ_BASE + TX4938_IR_SPI);
310 }
311
312 void __init tx4938_ethaddr_init(unsigned char *addr0, unsigned char *addr1)
313 {
314 u64 pcfg = __raw_readq(&tx4938_ccfgptr->pcfg);
315
316 if (addr0 && (pcfg & TX4938_PCFG_ETH0_SEL))
317 txx9_ethaddr_init(TXX9_IRQ_BASE + TX4938_IR_ETH0, addr0);
318 if (addr1 && (pcfg & TX4938_PCFG_ETH1_SEL))
319 txx9_ethaddr_init(TXX9_IRQ_BASE + TX4938_IR_ETH1, addr1);
320 }
321
322 void __init tx4938_mtd_init(int ch)
323 {
324 struct physmap_flash_data pdata = {
325 .width = TX4938_EBUSC_WIDTH(ch) / 8,
326 };
327 unsigned long start = txx9_ce_res[ch].start;
328 unsigned long size = txx9_ce_res[ch].end - start + 1;
329
330 if (!(TX4938_EBUSC_CR(ch) & 0x8))
331 return; /* disabled */
332 txx9_physmap_flash_init(ch, start, size, &pdata);
333 }
334
335 void __init tx4938_ata_init(unsigned int irq, unsigned int shift, int tune)
336 {
337 struct platform_device *pdev;
338 struct resource res[] = {
339 {
340 /* .start and .end are filled in later */
341 .flags = IORESOURCE_MEM,
342 }, {
343 .start = irq,
344 .flags = IORESOURCE_IRQ,
345 },
346 };
347 struct tx4938ide_platform_info pdata = {
348 .ioport_shift = shift,
349 /*
350 * The IDE driver should not change bus timings if other ISA
351 * devices existed.
352 */
353 .gbus_clock = tune ? txx9_gbus_clock : 0,
354 };
355 u64 ebccr;
356 int i;
357
358 if ((__raw_readq(&tx4938_ccfgptr->pcfg) &
359 (TX4938_PCFG_ATA_SEL | TX4938_PCFG_NDF_SEL))
360 != TX4938_PCFG_ATA_SEL)
361 return;
362 for (i = 0; i < 8; i++) {
363 /* check EBCCRn.ISA, EBCCRn.BSZ, EBCCRn.ME */
364 ebccr = __raw_readq(&tx4938_ebuscptr->cr[i]);
365 if ((ebccr & 0x00f00008) == 0x00e00008)
366 break;
367 }
368 if (i == 8)
369 return;
370 pdata.ebus_ch = i;
371 res[0].start = ((ebccr >> 48) << 20) + 0x10000;
372 res[0].end = res[0].start + 0x20000 - 1;
373 pdev = platform_device_alloc("tx4938ide", -1);
374 if (!pdev ||
375 platform_device_add_resources(pdev, res, ARRAY_SIZE(res)) ||
376 platform_device_add_data(pdev, &pdata, sizeof(pdata)) ||
377 platform_device_add(pdev))
378 platform_device_put(pdev);
379 }
380
381 void __init tx4938_ndfmc_init(unsigned int hold, unsigned int spw)
382 {
383 struct txx9ndfmc_platform_data plat_data = {
384 .shift = 1,
385 .gbus_clock = txx9_gbus_clock,
386 .hold = hold,
387 .spw = spw,
388 .ch_mask = 1,
389 };
390 unsigned long baseaddr = TX4938_NDFMC_REG & 0xfffffffffULL;
391
392 #ifdef __BIG_ENDIAN
393 baseaddr += 4;
394 #endif
395 if ((__raw_readq(&tx4938_ccfgptr->pcfg) &
396 (TX4938_PCFG_ATA_SEL|TX4938_PCFG_ISA_SEL|TX4938_PCFG_NDF_SEL)) ==
397 TX4938_PCFG_NDF_SEL)
398 txx9_ndfmc_init(baseaddr, &plat_data);
399 }
400
401 void __init tx4938_dmac_init(int memcpy_chan0, int memcpy_chan1)
402 {
403 struct txx9dmac_platform_data plat_data = {
404 .have_64bit_regs = true,
405 };
406 int i;
407
408 for (i = 0; i < 2; i++) {
409 plat_data.memcpy_chan = i ? memcpy_chan1 : memcpy_chan0;
410 txx9_dmac_init(i, TX4938_DMA_REG(i) & 0xfffffffffULL,
411 TXX9_IRQ_BASE + TX4938_IR_DMA(i, 0),
412 &plat_data);
413 }
414 }
415
416 void __init tx4938_aclc_init(void)
417 {
418 u64 pcfg = __raw_readq(&tx4938_ccfgptr->pcfg);
419
420 if ((pcfg & TX4938_PCFG_SEL2) &&
421 !(pcfg & TX4938_PCFG_ETH0_SEL))
422 txx9_aclc_init(TX4938_ACLC_REG & 0xfffffffffULL,
423 TXX9_IRQ_BASE + TX4938_IR_ACLC,
424 1, 0, 1);
425 }
426
427 void __init tx4938_sramc_init(void)
428 {
429 if (tx4938_sram_resource.start)
430 txx9_sramc_init(&tx4938_sram_resource);
431 }
432
433 static void __init tx4938_stop_unused_modules(void)
434 {
435 __u64 pcfg, rst = 0, ckd = 0;
436 char buf[128];
437
438 buf[0] = '\0';
439 local_irq_disable();
440 pcfg = ____raw_readq(&tx4938_ccfgptr->pcfg);
441 switch (txx9_pcode) {
442 case 0x4937:
443 if (!(pcfg & TX4938_PCFG_SEL2)) {
444 rst |= TX4938_CLKCTR_ACLRST;
445 ckd |= TX4938_CLKCTR_ACLCKD;
446 strcat(buf, " ACLC");
447 }
448 break;
449 case 0x4938:
450 if (!(pcfg & TX4938_PCFG_SEL2) ||
451 (pcfg & TX4938_PCFG_ETH0_SEL)) {
452 rst |= TX4938_CLKCTR_ACLRST;
453 ckd |= TX4938_CLKCTR_ACLCKD;
454 strcat(buf, " ACLC");
455 }
456 if ((pcfg &
457 (TX4938_PCFG_ATA_SEL | TX4938_PCFG_ISA_SEL |
458 TX4938_PCFG_NDF_SEL))
459 != TX4938_PCFG_NDF_SEL) {
460 rst |= TX4938_CLKCTR_NDFRST;
461 ckd |= TX4938_CLKCTR_NDFCKD;
462 strcat(buf, " NDFMC");
463 }
464 if (!(pcfg & TX4938_PCFG_SPI_SEL)) {
465 rst |= TX4938_CLKCTR_SPIRST;
466 ckd |= TX4938_CLKCTR_SPICKD;
467 strcat(buf, " SPI");
468 }
469 break;
470 }
471 if (rst | ckd) {
472 txx9_set64(&tx4938_ccfgptr->clkctr, rst);
473 txx9_set64(&tx4938_ccfgptr->clkctr, ckd);
474 }
475 local_irq_enable();
476 if (buf[0])
477 pr_info("%s: stop%s\n", txx9_pcode_str, buf);
478 }
479
480 static int __init tx4938_late_init(void)
481 {
482 if (txx9_pcode != 0x4937 && txx9_pcode != 0x4938)
483 return -ENODEV;
484 tx4938_stop_unused_modules();
485 return 0;
486 }
487 late_initcall(tx4938_late_init);
Linux with added FPC-III support