Linux 2.6.31.8
[linux/fpc-iii.git] / arch / arm / mach-davinci / board-dm355-evm.c
blobd6ab64ccd496baedad9b2fb49e217bca0ebfdf40
1 /*
2 * TI DaVinci EVM board support
4 * Author: Kevin Hilman, Deep Root Systems, LLC
6 * 2007 (c) MontaVista Software, Inc. This file is licensed under
7 * the terms of the GNU General Public License version 2. This program
8 * is licensed "as is" without any warranty of any kind, whether express
9 * or implied.
11 #include <linux/kernel.h>
12 #include <linux/module.h>
13 #include <linux/init.h>
14 #include <linux/dma-mapping.h>
15 #include <linux/platform_device.h>
16 #include <linux/mtd/mtd.h>
17 #include <linux/mtd/partitions.h>
18 #include <linux/mtd/nand.h>
19 #include <linux/i2c.h>
20 #include <linux/io.h>
21 #include <linux/gpio.h>
22 #include <linux/clk.h>
23 #include <linux/spi/spi.h>
24 #include <linux/spi/eeprom.h>
26 #include <asm/setup.h>
27 #include <asm/mach-types.h>
28 #include <asm/mach/arch.h>
29 #include <asm/mach/map.h>
30 #include <asm/mach/flash.h>
32 #include <mach/hardware.h>
33 #include <mach/dm355.h>
34 #include <mach/psc.h>
35 #include <mach/common.h>
36 #include <mach/i2c.h>
37 #include <mach/serial.h>
38 #include <mach/nand.h>
39 #include <mach/mmc.h>
41 #define DAVINCI_ASYNC_EMIF_CONTROL_BASE 0x01e10000
42 #define DAVINCI_ASYNC_EMIF_DATA_CE0_BASE 0x02000000
44 /* NOTE: this is geared for the standard config, with a socketed
45 * 2 GByte Micron NAND (MT29F16G08FAA) using 128KB sectors. If you
46 * swap chips, maybe with a different block size, partitioning may
47 * need to be changed.
49 #define NAND_BLOCK_SIZE SZ_128K
51 static struct mtd_partition davinci_nand_partitions[] = {
53 /* UBL (a few copies) plus U-Boot */
54 .name = "bootloader",
55 .offset = 0,
56 .size = 15 * NAND_BLOCK_SIZE,
57 .mask_flags = MTD_WRITEABLE, /* force read-only */
58 }, {
59 /* U-Boot environment */
60 .name = "params",
61 .offset = MTDPART_OFS_APPEND,
62 .size = 1 * NAND_BLOCK_SIZE,
63 .mask_flags = 0,
64 }, {
65 .name = "kernel",
66 .offset = MTDPART_OFS_APPEND,
67 .size = SZ_4M,
68 .mask_flags = 0,
69 }, {
70 .name = "filesystem1",
71 .offset = MTDPART_OFS_APPEND,
72 .size = SZ_512M,
73 .mask_flags = 0,
74 }, {
75 .name = "filesystem2",
76 .offset = MTDPART_OFS_APPEND,
77 .size = MTDPART_SIZ_FULL,
78 .mask_flags = 0,
80 /* two blocks with bad block table (and mirror) at the end */
83 static struct davinci_nand_pdata davinci_nand_data = {
84 .mask_chipsel = BIT(14),
85 .parts = davinci_nand_partitions,
86 .nr_parts = ARRAY_SIZE(davinci_nand_partitions),
87 .ecc_mode = NAND_ECC_HW_SYNDROME,
88 .options = NAND_USE_FLASH_BBT,
91 static struct resource davinci_nand_resources[] = {
93 .start = DAVINCI_ASYNC_EMIF_DATA_CE0_BASE,
94 .end = DAVINCI_ASYNC_EMIF_DATA_CE0_BASE + SZ_32M - 1,
95 .flags = IORESOURCE_MEM,
96 }, {
97 .start = DAVINCI_ASYNC_EMIF_CONTROL_BASE,
98 .end = DAVINCI_ASYNC_EMIF_CONTROL_BASE + SZ_4K - 1,
99 .flags = IORESOURCE_MEM,
103 static struct platform_device davinci_nand_device = {
104 .name = "davinci_nand",
105 .id = 0,
107 .num_resources = ARRAY_SIZE(davinci_nand_resources),
108 .resource = davinci_nand_resources,
110 .dev = {
111 .platform_data = &davinci_nand_data,
115 static struct davinci_i2c_platform_data i2c_pdata = {
116 .bus_freq = 400 /* kHz */,
117 .bus_delay = 0 /* usec */,
120 static int dm355evm_mmc_gpios = -EINVAL;
122 static void dm355evm_mmcsd_gpios(unsigned gpio)
124 gpio_request(gpio + 0, "mmc0_ro");
125 gpio_request(gpio + 1, "mmc0_cd");
126 gpio_request(gpio + 2, "mmc1_ro");
127 gpio_request(gpio + 3, "mmc1_cd");
129 /* we "know" these are input-only so we don't
130 * need to call gpio_direction_input()
133 dm355evm_mmc_gpios = gpio;
136 static struct i2c_board_info dm355evm_i2c_info[] = {
137 { I2C_BOARD_INFO("dm355evm_msp", 0x25),
138 .platform_data = dm355evm_mmcsd_gpios,
139 /* plus irq */ },
140 /* { I2C_BOARD_INFO("tlv320aic3x", 0x1b), }, */
141 /* { I2C_BOARD_INFO("tvp5146", 0x5d), }, */
144 static void __init evm_init_i2c(void)
146 davinci_init_i2c(&i2c_pdata);
148 gpio_request(5, "dm355evm_msp");
149 gpio_direction_input(5);
150 dm355evm_i2c_info[0].irq = gpio_to_irq(5);
152 i2c_register_board_info(1, dm355evm_i2c_info,
153 ARRAY_SIZE(dm355evm_i2c_info));
156 static struct resource dm355evm_dm9000_rsrc[] = {
158 /* addr */
159 .start = 0x04014000,
160 .end = 0x04014001,
161 .flags = IORESOURCE_MEM,
162 }, {
163 /* data */
164 .start = 0x04014002,
165 .end = 0x04014003,
166 .flags = IORESOURCE_MEM,
167 }, {
168 .flags = IORESOURCE_IRQ
169 | IORESOURCE_IRQ_HIGHEDGE /* rising (active high) */,
173 static struct platform_device dm355evm_dm9000 = {
174 .name = "dm9000",
175 .id = -1,
176 .resource = dm355evm_dm9000_rsrc,
177 .num_resources = ARRAY_SIZE(dm355evm_dm9000_rsrc),
180 static struct platform_device *davinci_evm_devices[] __initdata = {
181 &dm355evm_dm9000,
182 &davinci_nand_device,
185 static struct davinci_uart_config uart_config __initdata = {
186 .enabled_uarts = (1 << 0),
189 static void __init dm355_evm_map_io(void)
191 dm355_init();
194 static int dm355evm_mmc_get_cd(int module)
196 if (!gpio_is_valid(dm355evm_mmc_gpios))
197 return -ENXIO;
198 /* low == card present */
199 return !gpio_get_value_cansleep(dm355evm_mmc_gpios + 2 * module + 1);
202 static int dm355evm_mmc_get_ro(int module)
204 if (!gpio_is_valid(dm355evm_mmc_gpios))
205 return -ENXIO;
206 /* high == card's write protect switch active */
207 return gpio_get_value_cansleep(dm355evm_mmc_gpios + 2 * module + 0);
210 static struct davinci_mmc_config dm355evm_mmc_config = {
211 .get_cd = dm355evm_mmc_get_cd,
212 .get_ro = dm355evm_mmc_get_ro,
213 .wires = 4,
214 .max_freq = 50000000,
215 .caps = MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED,
216 .version = MMC_CTLR_VERSION_1,
219 /* Don't connect anything to J10 unless you're only using USB host
220 * mode *and* have to do so with some kind of gender-bender. If
221 * you have proper Mini-B or Mini-A cables (or Mini-A adapters)
222 * the ID pin won't need any help.
224 #ifdef CONFIG_USB_MUSB_PERIPHERAL
225 #define USB_ID_VALUE 0 /* ID pulled high; *should* float */
226 #else
227 #define USB_ID_VALUE 1 /* ID pulled low */
228 #endif
230 static struct spi_eeprom at25640a = {
231 .byte_len = SZ_64K / 8,
232 .name = "at25640a",
233 .page_size = 32,
234 .flags = EE_ADDR2,
237 static struct spi_board_info dm355_evm_spi_info[] __initconst = {
239 .modalias = "at25",
240 .platform_data = &at25640a,
241 .max_speed_hz = 10 * 1000 * 1000, /* at 3v3 */
242 .bus_num = 0,
243 .chip_select = 0,
244 .mode = SPI_MODE_0,
248 static __init void dm355_evm_init(void)
250 struct clk *aemif;
252 gpio_request(1, "dm9000");
253 gpio_direction_input(1);
254 dm355evm_dm9000_rsrc[2].start = gpio_to_irq(1);
256 aemif = clk_get(&dm355evm_dm9000.dev, "aemif");
257 if (IS_ERR(aemif))
258 WARN("%s: unable to get AEMIF clock\n", __func__);
259 else
260 clk_enable(aemif);
262 platform_add_devices(davinci_evm_devices,
263 ARRAY_SIZE(davinci_evm_devices));
264 evm_init_i2c();
265 davinci_serial_init(&uart_config);
267 /* NOTE: NAND flash timings set by the UBL are slower than
268 * needed by MT29F16G08FAA chips ... EMIF.A1CR is 0x40400204
269 * but could be 0x0400008c for about 25% faster page reads.
272 gpio_request(2, "usb_id_toggle");
273 gpio_direction_output(2, USB_ID_VALUE);
274 /* irlml6401 switches over 1A in under 8 msec */
275 setup_usb(500, 8);
277 davinci_setup_mmc(0, &dm355evm_mmc_config);
278 davinci_setup_mmc(1, &dm355evm_mmc_config);
280 dm355_init_spi0(BIT(0), dm355_evm_spi_info,
281 ARRAY_SIZE(dm355_evm_spi_info));
284 static __init void dm355_evm_irq_init(void)
286 davinci_irq_init();
289 MACHINE_START(DAVINCI_DM355_EVM, "DaVinci DM355 EVM")
290 .phys_io = IO_PHYS,
291 .io_pg_offst = (__IO_ADDRESS(IO_PHYS) >> 18) & 0xfffc,
292 .boot_params = (0x80000100),
293 .map_io = dm355_evm_map_io,
294 .init_irq = dm355_evm_irq_init,
295 .timer = &davinci_timer,
296 .init_machine = dm355_evm_init,
297 MACHINE_END