2 * Copyright (C) 2008 Google, Inc.
3 * Copyright (c) 2008-2011, Code Aurora Forum. All rights reserved.
5 * This software is licensed under the terms of the GNU General Public
6 * License version 2, as published by the Free Software Foundation, and
7 * may be copied, distributed, and modified under those terms.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
16 #include <linux/kernel.h>
17 #include <linux/platform_device.h>
18 #include <linux/clkdev.h>
19 #include <linux/dma-mapping.h>
21 #include <mach/irqs.h>
22 #include <mach/msm_iomap.h>
24 #include <mach/board.h>
28 #include <asm/mach/flash.h>
30 #include <linux/platform_data/mmc-msm_sdcc.h>
31 #include "clock-pcom.h"
33 static struct resource msm_gpio_resources
[] = {
35 .start
= 64 + 165 + 9,
37 .flags
= IORESOURCE_IRQ
,
40 .start
= 64 + 165 + 10,
42 .flags
= IORESOURCE_IRQ
,
46 .end
= 0xa9000800 + SZ_4K
- 1,
47 .flags
= IORESOURCE_MEM
,
52 .end
= 0xa9100C00 + SZ_4K
- 1,
53 .flags
= IORESOURCE_MEM
,
58 struct platform_device msm_device_gpio_8x50
= {
59 .name
= "gpio-msm-8x50",
60 .num_resources
= ARRAY_SIZE(msm_gpio_resources
),
61 .resource
= msm_gpio_resources
,
64 static struct resource resources_uart3
[] = {
68 .flags
= IORESOURCE_IRQ
,
71 .start
= MSM_UART3_PHYS
,
72 .end
= MSM_UART3_PHYS
+ MSM_UART3_SIZE
- 1,
73 .flags
= IORESOURCE_MEM
,
74 .name
= "uart_resource"
78 struct platform_device msm_device_uart3
= {
81 .num_resources
= ARRAY_SIZE(resources_uart3
),
82 .resource
= resources_uart3
,
85 struct platform_device msm_device_smd
= {
90 static struct resource resources_otg
[] = {
92 .start
= MSM_HSUSB_PHYS
,
93 .end
= MSM_HSUSB_PHYS
+ MSM_HSUSB_SIZE
,
94 .flags
= IORESOURCE_MEM
,
99 .flags
= IORESOURCE_IRQ
,
103 struct platform_device msm_device_otg
= {
106 .num_resources
= ARRAY_SIZE(resources_otg
),
107 .resource
= resources_otg
,
109 .coherent_dma_mask
= 0xffffffff,
113 static struct resource resources_hsusb
[] = {
115 .start
= MSM_HSUSB_PHYS
,
116 .end
= MSM_HSUSB_PHYS
+ MSM_HSUSB_SIZE
,
117 .flags
= IORESOURCE_MEM
,
122 .flags
= IORESOURCE_IRQ
,
126 struct platform_device msm_device_hsusb
= {
129 .num_resources
= ARRAY_SIZE(resources_hsusb
),
130 .resource
= resources_hsusb
,
132 .coherent_dma_mask
= 0xffffffff,
136 static u64 dma_mask
= 0xffffffffULL
;
137 static struct resource resources_hsusb_host
[] = {
139 .start
= MSM_HSUSB_PHYS
,
140 .end
= MSM_HSUSB_PHYS
+ MSM_HSUSB_SIZE
,
141 .flags
= IORESOURCE_MEM
,
146 .flags
= IORESOURCE_IRQ
,
150 struct platform_device msm_device_hsusb_host
= {
151 .name
= "msm_hsusb_host",
153 .num_resources
= ARRAY_SIZE(resources_hsusb_host
),
154 .resource
= resources_hsusb_host
,
156 .dma_mask
= &dma_mask
,
157 .coherent_dma_mask
= 0xffffffffULL
,
161 static struct resource resources_sdc1
[] = {
163 .start
= MSM_SDC1_PHYS
,
164 .end
= MSM_SDC1_PHYS
+ MSM_SDC1_SIZE
- 1,
165 .flags
= IORESOURCE_MEM
,
170 .flags
= IORESOURCE_IRQ
,
174 .flags
= IORESOURCE_IRQ
| IORESOURCE_DISABLED
,
180 .flags
= IORESOURCE_DMA
,
184 static struct resource resources_sdc2
[] = {
186 .start
= MSM_SDC2_PHYS
,
187 .end
= MSM_SDC2_PHYS
+ MSM_SDC2_SIZE
- 1,
188 .flags
= IORESOURCE_MEM
,
193 .flags
= IORESOURCE_IRQ
,
197 .flags
= IORESOURCE_IRQ
| IORESOURCE_DISABLED
,
203 .flags
= IORESOURCE_DMA
,
207 static struct resource resources_sdc3
[] = {
209 .start
= MSM_SDC3_PHYS
,
210 .end
= MSM_SDC3_PHYS
+ MSM_SDC3_SIZE
- 1,
211 .flags
= IORESOURCE_MEM
,
216 .flags
= IORESOURCE_IRQ
,
220 .flags
= IORESOURCE_IRQ
| IORESOURCE_DISABLED
,
226 .flags
= IORESOURCE_DMA
,
230 static struct resource resources_sdc4
[] = {
232 .start
= MSM_SDC4_PHYS
,
233 .end
= MSM_SDC4_PHYS
+ MSM_SDC4_SIZE
- 1,
234 .flags
= IORESOURCE_MEM
,
239 .flags
= IORESOURCE_IRQ
,
243 .flags
= IORESOURCE_IRQ
| IORESOURCE_DISABLED
,
249 .flags
= IORESOURCE_DMA
,
253 struct platform_device msm_device_sdc1
= {
256 .num_resources
= ARRAY_SIZE(resources_sdc1
),
257 .resource
= resources_sdc1
,
259 .coherent_dma_mask
= 0xffffffff,
263 struct platform_device msm_device_sdc2
= {
266 .num_resources
= ARRAY_SIZE(resources_sdc2
),
267 .resource
= resources_sdc2
,
269 .coherent_dma_mask
= 0xffffffff,
273 struct platform_device msm_device_sdc3
= {
276 .num_resources
= ARRAY_SIZE(resources_sdc3
),
277 .resource
= resources_sdc3
,
279 .coherent_dma_mask
= 0xffffffff,
283 struct platform_device msm_device_sdc4
= {
286 .num_resources
= ARRAY_SIZE(resources_sdc4
),
287 .resource
= resources_sdc4
,
289 .coherent_dma_mask
= 0xffffffff,
293 static struct platform_device
*msm_sdcc_devices
[] __initdata
= {
300 int __init
msm_add_sdcc(unsigned int controller
,
301 struct msm_mmc_platform_data
*plat
,
302 unsigned int stat_irq
, unsigned long stat_irq_flags
)
304 struct platform_device
*pdev
;
305 struct resource
*res
;
307 if (controller
< 1 || controller
> 4)
310 pdev
= msm_sdcc_devices
[controller
-1];
311 pdev
->dev
.platform_data
= plat
;
313 res
= platform_get_resource_byname(pdev
, IORESOURCE_IRQ
, "status_irq");
317 res
->start
= res
->end
= stat_irq
;
318 res
->flags
&= ~IORESOURCE_DISABLED
;
319 res
->flags
|= stat_irq_flags
;
322 return platform_device_register(pdev
);
325 struct clk_lookup msm_clocks_8x50
[] = {
326 CLK_PCOM("adm_clk", ADM_CLK
, NULL
, 0),
327 CLK_PCOM("ce_clk", CE_CLK
, NULL
, 0),
328 CLK_PCOM("ebi1_clk", EBI1_CLK
, NULL
, CLK_MIN
),
329 CLK_PCOM("ebi2_clk", EBI2_CLK
, NULL
, 0),
330 CLK_PCOM("ecodec_clk", ECODEC_CLK
, NULL
, 0),
331 CLK_PCOM("emdh_clk", EMDH_CLK
, NULL
, OFF
| CLK_MINMAX
),
332 CLK_PCOM("gp_clk", GP_CLK
, NULL
, 0),
333 CLK_PCOM("grp_clk", GRP_3D_CLK
, NULL
, 0),
334 CLK_PCOM("i2c_clk", I2C_CLK
, NULL
, 0),
335 CLK_PCOM("icodec_rx_clk", ICODEC_RX_CLK
, NULL
, 0),
336 CLK_PCOM("icodec_tx_clk", ICODEC_TX_CLK
, NULL
, 0),
337 CLK_PCOM("imem_clk", IMEM_CLK
, NULL
, OFF
),
338 CLK_PCOM("mdc_clk", MDC_CLK
, NULL
, 0),
339 CLK_PCOM("mddi_clk", PMDH_CLK
, NULL
, OFF
| CLK_MINMAX
),
340 CLK_PCOM("mdp_clk", MDP_CLK
, NULL
, OFF
),
341 CLK_PCOM("mdp_lcdc_pclk_clk", MDP_LCDC_PCLK_CLK
, NULL
, 0),
342 CLK_PCOM("mdp_lcdc_pad_pclk_clk", MDP_LCDC_PAD_PCLK_CLK
, NULL
, 0),
343 CLK_PCOM("mdp_vsync_clk", MDP_VSYNC_CLK
, NULL
, 0),
344 CLK_PCOM("pbus_clk", PBUS_CLK
, NULL
, CLK_MIN
),
345 CLK_PCOM("pcm_clk", PCM_CLK
, NULL
, 0),
346 CLK_PCOM("sdac_clk", SDAC_CLK
, NULL
, OFF
),
347 CLK_PCOM("sdc_clk", SDC1_CLK
, "msm_sdcc.1", OFF
),
348 CLK_PCOM("sdc_pclk", SDC1_P_CLK
, "msm_sdcc.1", OFF
),
349 CLK_PCOM("sdc_clk", SDC2_CLK
, "msm_sdcc.2", OFF
),
350 CLK_PCOM("sdc_pclk", SDC2_P_CLK
, "msm_sdcc.2", OFF
),
351 CLK_PCOM("sdc_clk", SDC3_CLK
, "msm_sdcc.3", OFF
),
352 CLK_PCOM("sdc_pclk", SDC3_P_CLK
, "msm_sdcc.3", OFF
),
353 CLK_PCOM("sdc_clk", SDC4_CLK
, "msm_sdcc.4", OFF
),
354 CLK_PCOM("sdc_pclk", SDC4_P_CLK
, "msm_sdcc.4", OFF
),
355 CLK_PCOM("spi_clk", SPI_CLK
, NULL
, 0),
356 CLK_PCOM("tsif_clk", TSIF_CLK
, NULL
, 0),
357 CLK_PCOM("tsif_ref_clk", TSIF_REF_CLK
, NULL
, 0),
358 CLK_PCOM("tv_dac_clk", TV_DAC_CLK
, NULL
, 0),
359 CLK_PCOM("tv_enc_clk", TV_ENC_CLK
, NULL
, 0),
360 CLK_PCOM("uart_clk", UART1_CLK
, NULL
, OFF
),
361 CLK_PCOM("uart_clk", UART2_CLK
, NULL
, 0),
362 CLK_PCOM("uart_clk", UART3_CLK
, "msm_serial.2", OFF
),
363 CLK_PCOM("uartdm_clk", UART1DM_CLK
, NULL
, OFF
),
364 CLK_PCOM("uartdm_clk", UART2DM_CLK
, NULL
, 0),
365 CLK_PCOM("usb_hs_clk", USB_HS_CLK
, NULL
, OFF
),
366 CLK_PCOM("usb_hs_pclk", USB_HS_P_CLK
, NULL
, OFF
),
367 CLK_PCOM("usb_otg_clk", USB_OTG_CLK
, NULL
, 0),
368 CLK_PCOM("vdc_clk", VDC_CLK
, NULL
, OFF
| CLK_MIN
),
369 CLK_PCOM("vfe_clk", VFE_CLK
, NULL
, OFF
),
370 CLK_PCOM("vfe_mdc_clk", VFE_MDC_CLK
, NULL
, OFF
),
371 CLK_PCOM("vfe_axi_clk", VFE_AXI_CLK
, NULL
, OFF
),
372 CLK_PCOM("usb_hs2_clk", USB_HS2_CLK
, NULL
, OFF
),
373 CLK_PCOM("usb_hs2_pclk", USB_HS2_P_CLK
, NULL
, OFF
),
374 CLK_PCOM("usb_hs3_clk", USB_HS3_CLK
, NULL
, OFF
),
375 CLK_PCOM("usb_hs3_pclk", USB_HS3_P_CLK
, NULL
, OFF
),
376 CLK_PCOM("usb_phy_clk", USB_PHY_CLK
, NULL
, 0),
379 unsigned msm_num_clocks_8x50
= ARRAY_SIZE(msm_clocks_8x50
);