1 menu "Platform options"
3 comment "Memory settings"
6 hex "Memory base address"
9 This is the physical address of the memory that the kernel will run
10 from. This address is used to link the kernel and setup initial memory
11 management. You should take the raw memory address without any MMU
13 Please not that this address is used directly so you have to manually
14 do address translation if it's connected to a bridge.
18 config NIOS2_DTB_AT_PHYS_ADDR
19 bool "DTB at physical address"
22 When enabled you can select a physical address to load the dtb from.
23 Normally this address is passed by a bootloader such as u-boot but
24 using this you can use a devicetree without a bootloader.
25 This way you can store a devicetree in NOR flash or an onchip rom.
26 Please note that this address is used directly so you have to manually
27 do address translation if it's connected to a bridge. Also take into
28 account that when using an MMU you'd have to ad 0xC0000000 to your
31 config NIOS2_DTB_PHYS_ADDR
33 depends on NIOS2_DTB_AT_PHYS_ADDR
36 Physical address of a dtb blob.
38 config NIOS2_DTB_SOURCE_BOOL
39 bool "Compile and link device tree into kernel image"
42 This allows you to specify a dts (device tree source) file
43 which will be compiled and linked into the kernel image.
45 config NIOS2_DTB_SOURCE
46 string "Device tree source file"
47 depends on NIOS2_DTB_SOURCE_BOOL
50 Absolute path to the device tree source (dts) file describing your
53 comment "Nios II instructions"
55 config NIOS2_HW_MUL_SUPPORT
56 bool "Enable MUL instruction"
59 Set to true if you configured the Nios II to include the MUL
60 instruction. This will enable the -mhw-mul compiler flag.
62 config NIOS2_HW_MULX_SUPPORT
63 bool "Enable MULX instruction"
66 Set to true if you configured the Nios II to include the MULX
67 instruction. Enables the -mhw-mulx compiler flag.
69 config NIOS2_HW_DIV_SUPPORT
70 bool "Enable DIV instruction"
73 Set to true if you configured the Nios II to include the DIV
74 instruction. Enables the -mhw-div compiler flag.
76 config NIOS2_FPU_SUPPORT
77 bool "Custom floating point instr support"
80 Enables the -mcustom-fpu-cfg=60-1 compiler flag.
82 config NIOS2_CI_SWAB_SUPPORT
83 bool "Byteswap custom instruction"
86 Use the byteswap (endian converter) Nios II custom instruction provided
87 by Altera and which can be enabled in QSYS builder. This accelerates
88 endian conversions in the kernel (e.g. ntohs).
90 config NIOS2_CI_SWAB_NO
91 int "Byteswap custom instruction number" if NIOS2_CI_SWAB_SUPPORT
94 Number of the instruction as configured in QSYS Builder.
96 comment "Cache settings"
98 config CUSTOM_CACHE_SETTINGS
99 bool "Custom cache settings"
101 This option allows you to tweak the cache settings used during early
102 boot (where the information from device tree is not yet available).
103 There should be no reason to change these values. Linux will work
104 perfectly fine, even if the Nios II is configured with smaller caches.
106 Say N here unless you know what you are doing.
108 config NIOS2_DCACHE_SIZE
109 hex "D-Cache size" if CUSTOM_CACHE_SETTINGS
113 Maximum possible data cache size.
115 config NIOS2_DCACHE_LINE_SIZE
116 hex "D-Cache line size" if CUSTOM_CACHE_SETTINGS
120 Minimum possible data cache line size.
122 config NIOS2_ICACHE_SIZE
123 hex "I-Cache size" if CUSTOM_CACHE_SETTINGS
127 Maximum possible instruction cache size.