include/asm-powerpc/ipic.h

   1 /*
   2  * include/asm-powerpc/ipic.h
   3  *
   4  * IPIC external definitions and structure.
   5  *
   6  * Maintainer: Kumar Gala <galak@kernel.crashing.org>
   7  *
   8  * Copyright 2005 Freescale Semiconductor, Inc
   9  *
  10  * This program is free software; you can redistribute  it and/or modify it
  11  * under  the terms of  the GNU General  Public License as published by the
  12  * Free Software Foundation;  either version 2 of the  License, or (at your
  13  * option) any later version.
  14  */
  15 #ifdef __KERNEL__
  16 #ifndef __ASM_IPIC_H__
  17 #define __ASM_IPIC_H__
  18
  19 #include <linux/irq.h>
  20
  21 /* Flags when we init the IPIC */
  22 #define IPIC_SPREADMODE_GRP_A   0x00000001
  23 #define IPIC_SPREADMODE_GRP_B   0x00000002
  24 #define IPIC_SPREADMODE_GRP_C   0x00000004
  25 #define IPIC_SPREADMODE_GRP_D   0x00000008
  26 #define IPIC_SPREADMODE_MIX_A   0x00000010
  27 #define IPIC_SPREADMODE_MIX_B   0x00000020
  28 #define IPIC_DISABLE_MCP_OUT    0x00000040
  29 #define IPIC_IRQ0_MCP           0x00000080
  30
  31 /* IPIC registers offsets */
  32 #define IPIC_SICFR      0x00    /* System Global Interrupt Configuration Register */
  33 #define IPIC_SIVCR      0x04    /* System Global Interrupt Vector Register */
  34 #define IPIC_SIPNR_H    0x08    /* System Internal Interrupt Pending Register (HIGH) */
  35 #define IPIC_SIPNR_L    0x0C    /* System Internal Interrupt Pending Register (LOW) */
  36 #define IPIC_SIPRR_A    0x10    /* System Internal Interrupt group A Priority Register */
  37 #define IPIC_SIPRR_B    0x14    /* System Internal Interrupt group B Priority Register */
  38 #define IPIC_SIPRR_C    0x18    /* System Internal Interrupt group C Priority Register */
  39 #define IPIC_SIPRR_D    0x1C    /* System Internal Interrupt group D Priority Register */
  40 #define IPIC_SIMSR_H    0x20    /* System Internal Interrupt Mask Register (HIGH) */
  41 #define IPIC_SIMSR_L    0x24    /* System Internal Interrupt Mask Register (LOW) */
  42 #define IPIC_SICNR      0x28    /* System Internal Interrupt Control Register */
  43 #define IPIC_SEPNR      0x2C    /* System External Interrupt Pending Register */
  44 #define IPIC_SMPRR_A    0x30    /* System Mixed Interrupt group A Priority Register */
  45 #define IPIC_SMPRR_B    0x34    /* System Mixed Interrupt group B Priority Register */
  46 #define IPIC_SEMSR      0x38    /* System External Interrupt Mask Register */
  47 #define IPIC_SECNR      0x3C    /* System External Interrupt Control Register */
  48 #define IPIC_SERSR      0x40    /* System Error Status Register */
  49 #define IPIC_SERMR      0x44    /* System Error Mask Register */
  50 #define IPIC_SERCR      0x48    /* System Error Control Register */
  51 #define IPIC_SIFCR_H    0x50    /* System Internal Interrupt Force Register (HIGH) */
  52 #define IPIC_SIFCR_L    0x54    /* System Internal Interrupt Force Register (LOW) */
  53 #define IPIC_SEFCR      0x58    /* System External Interrupt Force Register */
  54 #define IPIC_SERFR      0x5C    /* System Error Force Register */
  55 #define IPIC_SCVCR      0x60    /* System Critical Interrupt Vector Register */
  56 #define IPIC_SMVCR      0x64    /* System Management Interrupt Vector Register */
  57
  58 enum ipic_prio_grp {
  59         IPIC_INT_GRP_A = IPIC_SIPRR_A,
  60         IPIC_INT_GRP_D = IPIC_SIPRR_D,
  61         IPIC_MIX_GRP_A = IPIC_SMPRR_A,
  62         IPIC_MIX_GRP_B = IPIC_SMPRR_B,
  63 };
  64
  65 enum ipic_mcp_irq {
  66         IPIC_MCP_IRQ0 = 0,
  67         IPIC_MCP_WDT  = 1,
  68         IPIC_MCP_SBA  = 2,
  69         IPIC_MCP_PCI1 = 5,
  70         IPIC_MCP_PCI2 = 6,
  71         IPIC_MCP_MU   = 7,
  72 };
  73
  74 extern int ipic_set_priority(unsigned int irq, unsigned int priority);
  75 extern void ipic_set_highest_priority(unsigned int irq);
  76 extern void ipic_set_default_priority(void);
  77 extern void ipic_enable_mcp(enum ipic_mcp_irq mcp_irq);
  78 extern void ipic_disable_mcp(enum ipic_mcp_irq mcp_irq);
  79 extern u32 ipic_get_mcp_status(void);
  80 extern void ipic_clear_mcp_status(u32 mask);
  81
  82 #ifdef CONFIG_PPC_MERGE
  83 extern struct ipic * ipic_init(struct device_node *node, unsigned int flags);
  84 extern unsigned int ipic_get_irq(void);
  85 #else
  86 extern void ipic_init(phys_addr_t phys_addr, unsigned int flags,
  87                 unsigned int irq_offset,
  88                 unsigned char *senses, unsigned int senses_count);
  89 extern int ipic_get_irq(void);
  90 #endif
  91
  92 #endif /* __ASM_IPIC_H__ */
  93 #endif /* __KERNEL__ */