?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
arm64: dts: Revert "specify console via command line"
[linux/fpc-iii.git] / arch / powerpc / kvm / booke.c
blob7b27604adadf97745258706a23aff6548bf9d435
1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3 *
4 * Copyright IBM Corp. 2007
5 * Copyright 2010-2011 Freescale Semiconductor, Inc.
6 *
7 * Authors: Hollis Blanchard <hollisb@us.ibm.com>
8 * Christian Ehrhardt <ehrhardt@linux.vnet.ibm.com>
9 * Scott Wood <scottwood@freescale.com>
10 * Varun Sethi <varun.sethi@freescale.com>
11 */
12
13 #include <linux/errno.h>
14 #include <linux/err.h>
15 #include <linux/kvm_host.h>
16 #include <linux/gfp.h>
17 #include <linux/module.h>
18 #include <linux/vmalloc.h>
19 #include <linux/fs.h>
20
21 #include <asm/cputable.h>
22 #include <linux/uaccess.h>
23 #include <asm/kvm_ppc.h>
24 #include <asm/cacheflush.h>
25 #include <asm/dbell.h>
26 #include <asm/hw_irq.h>
27 #include <asm/irq.h>
28 #include <asm/time.h>
29
30 #include "timing.h"
31 #include "booke.h"
32
33 #define CREATE_TRACE_POINTS
34 #include "trace_booke.h"
35
36 unsigned long kvmppc_booke_handlers;
37
38 #define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
39 #define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
40
41 struct kvm_stats_debugfs_item debugfs_entries[] = {
42 { "mmio", VCPU_STAT(mmio_exits) },
43 { "sig", VCPU_STAT(signal_exits) },
44 { "itlb_r", VCPU_STAT(itlb_real_miss_exits) },
45 { "itlb_v", VCPU_STAT(itlb_virt_miss_exits) },
46 { "dtlb_r", VCPU_STAT(dtlb_real_miss_exits) },
47 { "dtlb_v", VCPU_STAT(dtlb_virt_miss_exits) },
48 { "sysc", VCPU_STAT(syscall_exits) },
49 { "isi", VCPU_STAT(isi_exits) },
50 { "dsi", VCPU_STAT(dsi_exits) },
51 { "inst_emu", VCPU_STAT(emulated_inst_exits) },
52 { "dec", VCPU_STAT(dec_exits) },
53 { "ext_intr", VCPU_STAT(ext_intr_exits) },
54 { "halt_successful_poll", VCPU_STAT(halt_successful_poll) },
55 { "halt_attempted_poll", VCPU_STAT(halt_attempted_poll) },
56 { "halt_poll_invalid", VCPU_STAT(halt_poll_invalid) },
57 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
58 { "doorbell", VCPU_STAT(dbell_exits) },
59 { "guest doorbell", VCPU_STAT(gdbell_exits) },
60 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
61 { NULL }
62 };
63
64 /* TODO: use vcpu_printf() */
65 void kvmppc_dump_vcpu(struct kvm_vcpu *vcpu)
66 {
67 int i;
68
69 printk("pc: %08lx msr: %08llx\n", vcpu->arch.regs.nip,
70 vcpu->arch.shared->msr);
71 printk("lr: %08lx ctr: %08lx\n", vcpu->arch.regs.link,
72 vcpu->arch.regs.ctr);
73 printk("srr0: %08llx srr1: %08llx\n", vcpu->arch.shared->srr0,
74 vcpu->arch.shared->srr1);
75
76 printk("exceptions: %08lx\n", vcpu->arch.pending_exceptions);
77
78 for (i = 0; i < 32; i += 4) {
79 printk("gpr%02d: %08lx %08lx %08lx %08lx\n", i,
80 kvmppc_get_gpr(vcpu, i),
81 kvmppc_get_gpr(vcpu, i+1),
82 kvmppc_get_gpr(vcpu, i+2),
83 kvmppc_get_gpr(vcpu, i+3));
84 }
85 }
86
87 #ifdef CONFIG_SPE
88 void kvmppc_vcpu_disable_spe(struct kvm_vcpu *vcpu)
89 {
90 preempt_disable();
91 enable_kernel_spe();
92 kvmppc_save_guest_spe(vcpu);
93 disable_kernel_spe();
94 vcpu->arch.shadow_msr &= ~MSR_SPE;
95 preempt_enable();
96 }
97
98 static void kvmppc_vcpu_enable_spe(struct kvm_vcpu *vcpu)
99 {
100 preempt_disable();
101 enable_kernel_spe();
102 kvmppc_load_guest_spe(vcpu);
103 disable_kernel_spe();
104 vcpu->arch.shadow_msr |= MSR_SPE;
105 preempt_enable();
106 }
107
108 static void kvmppc_vcpu_sync_spe(struct kvm_vcpu *vcpu)
109 {
110 if (vcpu->arch.shared->msr & MSR_SPE) {
111 if (!(vcpu->arch.shadow_msr & MSR_SPE))
112 kvmppc_vcpu_enable_spe(vcpu);
113 } else if (vcpu->arch.shadow_msr & MSR_SPE) {
114 kvmppc_vcpu_disable_spe(vcpu);
115 }
116 }
117 #else
118 static void kvmppc_vcpu_sync_spe(struct kvm_vcpu *vcpu)
119 {
120 }
121 #endif
122
123 /*
124 * Load up guest vcpu FP state if it's needed.
125 * It also set the MSR_FP in thread so that host know
126 * we're holding FPU, and then host can help to save
127 * guest vcpu FP state if other threads require to use FPU.
128 * This simulates an FP unavailable fault.
129 *
130 * It requires to be called with preemption disabled.
131 */
132 static inline void kvmppc_load_guest_fp(struct kvm_vcpu *vcpu)
133 {
134 #ifdef CONFIG_PPC_FPU
135 if (!(current->thread.regs->msr & MSR_FP)) {
136 enable_kernel_fp();
137 load_fp_state(&vcpu->arch.fp);
138 disable_kernel_fp();
139 current->thread.fp_save_area = &vcpu->arch.fp;
140 current->thread.regs->msr |= MSR_FP;
141 }
142 #endif
143 }
144
145 /*
146 * Save guest vcpu FP state into thread.
147 * It requires to be called with preemption disabled.
148 */
149 static inline void kvmppc_save_guest_fp(struct kvm_vcpu *vcpu)
150 {
151 #ifdef CONFIG_PPC_FPU
152 if (current->thread.regs->msr & MSR_FP)
153 giveup_fpu(current);
154 current->thread.fp_save_area = NULL;
155 #endif
156 }
157
158 static void kvmppc_vcpu_sync_fpu(struct kvm_vcpu *vcpu)
159 {
160 #if defined(CONFIG_PPC_FPU) && !defined(CONFIG_KVM_BOOKE_HV)
161 /* We always treat the FP bit as enabled from the host
162 perspective, so only need to adjust the shadow MSR */
163 vcpu->arch.shadow_msr &= ~MSR_FP;
164 vcpu->arch.shadow_msr |= vcpu->arch.shared->msr & MSR_FP;
165 #endif
166 }
167
168 /*
169 * Simulate AltiVec unavailable fault to load guest state
170 * from thread to AltiVec unit.
171 * It requires to be called with preemption disabled.
172 */
173 static inline void kvmppc_load_guest_altivec(struct kvm_vcpu *vcpu)
174 {
175 #ifdef CONFIG_ALTIVEC
176 if (cpu_has_feature(CPU_FTR_ALTIVEC)) {
177 if (!(current->thread.regs->msr & MSR_VEC)) {
178 enable_kernel_altivec();
179 load_vr_state(&vcpu->arch.vr);
180 disable_kernel_altivec();
181 current->thread.vr_save_area = &vcpu->arch.vr;
182 current->thread.regs->msr |= MSR_VEC;
183 }
184 }
185 #endif
186 }
187
188 /*
189 * Save guest vcpu AltiVec state into thread.
190 * It requires to be called with preemption disabled.
191 */
192 static inline void kvmppc_save_guest_altivec(struct kvm_vcpu *vcpu)
193 {
194 #ifdef CONFIG_ALTIVEC
195 if (cpu_has_feature(CPU_FTR_ALTIVEC)) {
196 if (current->thread.regs->msr & MSR_VEC)
197 giveup_altivec(current);
198 current->thread.vr_save_area = NULL;
199 }
200 #endif
201 }
202
203 static void kvmppc_vcpu_sync_debug(struct kvm_vcpu *vcpu)
204 {
205 /* Synchronize guest's desire to get debug interrupts into shadow MSR */
206 #ifndef CONFIG_KVM_BOOKE_HV
207 vcpu->arch.shadow_msr &= ~MSR_DE;
208 vcpu->arch.shadow_msr |= vcpu->arch.shared->msr & MSR_DE;
209 #endif
210
211 /* Force enable debug interrupts when user space wants to debug */
212 if (vcpu->guest_debug) {
213 #ifdef CONFIG_KVM_BOOKE_HV
214 /*
215 * Since there is no shadow MSR, sync MSR_DE into the guest
216 * visible MSR.
217 */
218 vcpu->arch.shared->msr |= MSR_DE;
219 #else
220 vcpu->arch.shadow_msr |= MSR_DE;
221 vcpu->arch.shared->msr &= ~MSR_DE;
222 #endif
223 }
224 }
225
226 /*
227 * Helper function for "full" MSR writes. No need to call this if only
228 * EE/CE/ME/DE/RI are changing.
229 */
230 void kvmppc_set_msr(struct kvm_vcpu *vcpu, u32 new_msr)
231 {
232 u32 old_msr = vcpu->arch.shared->msr;
233
234 #ifdef CONFIG_KVM_BOOKE_HV
235 new_msr |= MSR_GS;
236 #endif
237
238 vcpu->arch.shared->msr = new_msr;
239
240 kvmppc_mmu_msr_notify(vcpu, old_msr);
241 kvmppc_vcpu_sync_spe(vcpu);
242 kvmppc_vcpu_sync_fpu(vcpu);
243 kvmppc_vcpu_sync_debug(vcpu);
244 }
245
246 static void kvmppc_booke_queue_irqprio(struct kvm_vcpu *vcpu,
247 unsigned int priority)
248 {
249 trace_kvm_booke_queue_irqprio(vcpu, priority);
250 set_bit(priority, &vcpu->arch.pending_exceptions);
251 }
252
253 void kvmppc_core_queue_dtlb_miss(struct kvm_vcpu *vcpu,
254 ulong dear_flags, ulong esr_flags)
255 {
256 vcpu->arch.queued_dear = dear_flags;
257 vcpu->arch.queued_esr = esr_flags;
258 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_DTLB_MISS);
259 }
260
261 void kvmppc_core_queue_data_storage(struct kvm_vcpu *vcpu,
262 ulong dear_flags, ulong esr_flags)
263 {
264 vcpu->arch.queued_dear = dear_flags;
265 vcpu->arch.queued_esr = esr_flags;
266 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_DATA_STORAGE);
267 }
268
269 void kvmppc_core_queue_itlb_miss(struct kvm_vcpu *vcpu)
270 {
271 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_ITLB_MISS);
272 }
273
274 void kvmppc_core_queue_inst_storage(struct kvm_vcpu *vcpu, ulong esr_flags)
275 {
276 vcpu->arch.queued_esr = esr_flags;
277 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_INST_STORAGE);
278 }
279
280 static void kvmppc_core_queue_alignment(struct kvm_vcpu *vcpu, ulong dear_flags,
281 ulong esr_flags)
282 {
283 vcpu->arch.queued_dear = dear_flags;
284 vcpu->arch.queued_esr = esr_flags;
285 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_ALIGNMENT);
286 }
287
288 void kvmppc_core_queue_program(struct kvm_vcpu *vcpu, ulong esr_flags)
289 {
290 vcpu->arch.queued_esr = esr_flags;
291 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_PROGRAM);
292 }
293
294 void kvmppc_core_queue_fpunavail(struct kvm_vcpu *vcpu)
295 {
296 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_FP_UNAVAIL);
297 }
298
299 #ifdef CONFIG_ALTIVEC
300 void kvmppc_core_queue_vec_unavail(struct kvm_vcpu *vcpu)
301 {
302 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_ALTIVEC_UNAVAIL);
303 }
304 #endif
305
306 void kvmppc_core_queue_dec(struct kvm_vcpu *vcpu)
307 {
308 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_DECREMENTER);
309 }
310
311 int kvmppc_core_pending_dec(struct kvm_vcpu *vcpu)
312 {
313 return test_bit(BOOKE_IRQPRIO_DECREMENTER, &vcpu->arch.pending_exceptions);
314 }
315
316 void kvmppc_core_dequeue_dec(struct kvm_vcpu *vcpu)
317 {
318 clear_bit(BOOKE_IRQPRIO_DECREMENTER, &vcpu->arch.pending_exceptions);
319 }
320
321 void kvmppc_core_queue_external(struct kvm_vcpu *vcpu,
322 struct kvm_interrupt *irq)
323 {
324 unsigned int prio = BOOKE_IRQPRIO_EXTERNAL;
325
326 if (irq->irq == KVM_INTERRUPT_SET_LEVEL)
327 prio = BOOKE_IRQPRIO_EXTERNAL_LEVEL;
328
329 kvmppc_booke_queue_irqprio(vcpu, prio);
330 }
331
332 void kvmppc_core_dequeue_external(struct kvm_vcpu *vcpu)
333 {
334 clear_bit(BOOKE_IRQPRIO_EXTERNAL, &vcpu->arch.pending_exceptions);
335 clear_bit(BOOKE_IRQPRIO_EXTERNAL_LEVEL, &vcpu->arch.pending_exceptions);
336 }
337
338 static void kvmppc_core_queue_watchdog(struct kvm_vcpu *vcpu)
339 {
340 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_WATCHDOG);
341 }
342
343 static void kvmppc_core_dequeue_watchdog(struct kvm_vcpu *vcpu)
344 {
345 clear_bit(BOOKE_IRQPRIO_WATCHDOG, &vcpu->arch.pending_exceptions);
346 }
347
348 void kvmppc_core_queue_debug(struct kvm_vcpu *vcpu)
349 {
350 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_DEBUG);
351 }
352
353 void kvmppc_core_dequeue_debug(struct kvm_vcpu *vcpu)
354 {
355 clear_bit(BOOKE_IRQPRIO_DEBUG, &vcpu->arch.pending_exceptions);
356 }
357
358 static void set_guest_srr(struct kvm_vcpu *vcpu, unsigned long srr0, u32 srr1)
359 {
360 kvmppc_set_srr0(vcpu, srr0);
361 kvmppc_set_srr1(vcpu, srr1);
362 }
363
364 static void set_guest_csrr(struct kvm_vcpu *vcpu, unsigned long srr0, u32 srr1)
365 {
366 vcpu->arch.csrr0 = srr0;
367 vcpu->arch.csrr1 = srr1;
368 }
369
370 static void set_guest_dsrr(struct kvm_vcpu *vcpu, unsigned long srr0, u32 srr1)
371 {
372 if (cpu_has_feature(CPU_FTR_DEBUG_LVL_EXC)) {
373 vcpu->arch.dsrr0 = srr0;
374 vcpu->arch.dsrr1 = srr1;
375 } else {
376 set_guest_csrr(vcpu, srr0, srr1);
377 }
378 }
379
380 static void set_guest_mcsrr(struct kvm_vcpu *vcpu, unsigned long srr0, u32 srr1)
381 {
382 vcpu->arch.mcsrr0 = srr0;
383 vcpu->arch.mcsrr1 = srr1;
384 }
385
386 /* Deliver the interrupt of the corresponding priority, if possible. */
387 static int kvmppc_booke_irqprio_deliver(struct kvm_vcpu *vcpu,
388 unsigned int priority)
389 {
390 int allowed = 0;
391 ulong msr_mask = 0;
392 bool update_esr = false, update_dear = false, update_epr = false;
393 ulong crit_raw = vcpu->arch.shared->critical;
394 ulong crit_r1 = kvmppc_get_gpr(vcpu, 1);
395 bool crit;
396 bool keep_irq = false;
397 enum int_class int_class;
398 ulong new_msr = vcpu->arch.shared->msr;
399
400 /* Truncate crit indicators in 32 bit mode */
401 if (!(vcpu->arch.shared->msr & MSR_SF)) {
402 crit_raw &= 0xffffffff;
403 crit_r1 &= 0xffffffff;
404 }
405
406 /* Critical section when crit == r1 */
407 crit = (crit_raw == crit_r1);
408 /* ... and we're in supervisor mode */
409 crit = crit && !(vcpu->arch.shared->msr & MSR_PR);
410
411 if (priority == BOOKE_IRQPRIO_EXTERNAL_LEVEL) {
412 priority = BOOKE_IRQPRIO_EXTERNAL;
413 keep_irq = true;
414 }
415
416 if ((priority == BOOKE_IRQPRIO_EXTERNAL) && vcpu->arch.epr_flags)
417 update_epr = true;
418
419 switch (priority) {
420 case BOOKE_IRQPRIO_DTLB_MISS:
421 case BOOKE_IRQPRIO_DATA_STORAGE:
422 case BOOKE_IRQPRIO_ALIGNMENT:
423 update_dear = true;
424 /* fall through */
425 case BOOKE_IRQPRIO_INST_STORAGE:
426 case BOOKE_IRQPRIO_PROGRAM:
427 update_esr = true;
428 /* fall through */
429 case BOOKE_IRQPRIO_ITLB_MISS:
430 case BOOKE_IRQPRIO_SYSCALL:
431 case BOOKE_IRQPRIO_FP_UNAVAIL:
432 #ifdef CONFIG_SPE_POSSIBLE
433 case BOOKE_IRQPRIO_SPE_UNAVAIL:
434 case BOOKE_IRQPRIO_SPE_FP_DATA:
435 case BOOKE_IRQPRIO_SPE_FP_ROUND:
436 #endif
437 #ifdef CONFIG_ALTIVEC
438 case BOOKE_IRQPRIO_ALTIVEC_UNAVAIL:
439 case BOOKE_IRQPRIO_ALTIVEC_ASSIST:
440 #endif
441 case BOOKE_IRQPRIO_AP_UNAVAIL:
442 allowed = 1;
443 msr_mask = MSR_CE | MSR_ME | MSR_DE;
444 int_class = INT_CLASS_NONCRIT;
445 break;
446 case BOOKE_IRQPRIO_WATCHDOG:
447 case BOOKE_IRQPRIO_CRITICAL:
448 case BOOKE_IRQPRIO_DBELL_CRIT:
449 allowed = vcpu->arch.shared->msr & MSR_CE;
450 allowed = allowed && !crit;
451 msr_mask = MSR_ME;
452 int_class = INT_CLASS_CRIT;
453 break;
454 case BOOKE_IRQPRIO_MACHINE_CHECK:
455 allowed = vcpu->arch.shared->msr & MSR_ME;
456 allowed = allowed && !crit;
457 int_class = INT_CLASS_MC;
458 break;
459 case BOOKE_IRQPRIO_DECREMENTER:
460 case BOOKE_IRQPRIO_FIT:
461 keep_irq = true;
462 /* fall through */
463 case BOOKE_IRQPRIO_EXTERNAL:
464 case BOOKE_IRQPRIO_DBELL:
465 allowed = vcpu->arch.shared->msr & MSR_EE;
466 allowed = allowed && !crit;
467 msr_mask = MSR_CE | MSR_ME | MSR_DE;
468 int_class = INT_CLASS_NONCRIT;
469 break;
470 case BOOKE_IRQPRIO_DEBUG:
471 allowed = vcpu->arch.shared->msr & MSR_DE;
472 allowed = allowed && !crit;
473 msr_mask = MSR_ME;
474 if (cpu_has_feature(CPU_FTR_DEBUG_LVL_EXC))
475 int_class = INT_CLASS_DBG;
476 else
477 int_class = INT_CLASS_CRIT;
478
479 break;
480 }
481
482 if (allowed) {
483 switch (int_class) {
484 case INT_CLASS_NONCRIT:
485 set_guest_srr(vcpu, vcpu->arch.regs.nip,
486 vcpu->arch.shared->msr);
487 break;
488 case INT_CLASS_CRIT:
489 set_guest_csrr(vcpu, vcpu->arch.regs.nip,
490 vcpu->arch.shared->msr);
491 break;
492 case INT_CLASS_DBG:
493 set_guest_dsrr(vcpu, vcpu->arch.regs.nip,
494 vcpu->arch.shared->msr);
495 break;
496 case INT_CLASS_MC:
497 set_guest_mcsrr(vcpu, vcpu->arch.regs.nip,
498 vcpu->arch.shared->msr);
499 break;
500 }
501
502 vcpu->arch.regs.nip = vcpu->arch.ivpr |
503 vcpu->arch.ivor[priority];
504 if (update_esr == true)
505 kvmppc_set_esr(vcpu, vcpu->arch.queued_esr);
506 if (update_dear == true)
507 kvmppc_set_dar(vcpu, vcpu->arch.queued_dear);
508 if (update_epr == true) {
509 if (vcpu->arch.epr_flags & KVMPPC_EPR_USER)
510 kvm_make_request(KVM_REQ_EPR_EXIT, vcpu);
511 else if (vcpu->arch.epr_flags & KVMPPC_EPR_KERNEL) {
512 BUG_ON(vcpu->arch.irq_type != KVMPPC_IRQ_MPIC);
513 kvmppc_mpic_set_epr(vcpu);
514 }
515 }
516
517 new_msr &= msr_mask;
518 #if defined(CONFIG_64BIT)
519 if (vcpu->arch.epcr & SPRN_EPCR_ICM)
520 new_msr |= MSR_CM;
521 #endif
522 kvmppc_set_msr(vcpu, new_msr);
523
524 if (!keep_irq)
525 clear_bit(priority, &vcpu->arch.pending_exceptions);
526 }
527
528 #ifdef CONFIG_KVM_BOOKE_HV
529 /*
530 * If an interrupt is pending but masked, raise a guest doorbell
531 * so that we are notified when the guest enables the relevant
532 * MSR bit.
533 */
534 if (vcpu->arch.pending_exceptions & BOOKE_IRQMASK_EE)
535 kvmppc_set_pending_interrupt(vcpu, INT_CLASS_NONCRIT);
536 if (vcpu->arch.pending_exceptions & BOOKE_IRQMASK_CE)
537 kvmppc_set_pending_interrupt(vcpu, INT_CLASS_CRIT);
538 if (vcpu->arch.pending_exceptions & BOOKE_IRQPRIO_MACHINE_CHECK)
539 kvmppc_set_pending_interrupt(vcpu, INT_CLASS_MC);
540 #endif
541
542 return allowed;
543 }
544
545 /*
546 * Return the number of jiffies until the next timeout. If the timeout is
547 * longer than the NEXT_TIMER_MAX_DELTA, then return NEXT_TIMER_MAX_DELTA
548 * because the larger value can break the timer APIs.
549 */
550 static unsigned long watchdog_next_timeout(struct kvm_vcpu *vcpu)
551 {
552 u64 tb, wdt_tb, wdt_ticks = 0;
553 u64 nr_jiffies = 0;
554 u32 period = TCR_GET_WP(vcpu->arch.tcr);
555
556 wdt_tb = 1ULL << (63 - period);
557 tb = get_tb();
558 /*
559 * The watchdog timeout will hapeen when TB bit corresponding
560 * to watchdog will toggle from 0 to 1.
561 */
562 if (tb & wdt_tb)
563 wdt_ticks = wdt_tb;
564
565 wdt_ticks += wdt_tb - (tb & (wdt_tb - 1));
566
567 /* Convert timebase ticks to jiffies */
568 nr_jiffies = wdt_ticks;
569
570 if (do_div(nr_jiffies, tb_ticks_per_jiffy))
571 nr_jiffies++;
572
573 return min_t(unsigned long long, nr_jiffies, NEXT_TIMER_MAX_DELTA);
574 }
575
576 static void arm_next_watchdog(struct kvm_vcpu *vcpu)
577 {
578 unsigned long nr_jiffies;
579 unsigned long flags;
580
581 /*
582 * If TSR_ENW and TSR_WIS are not set then no need to exit to
583 * userspace, so clear the KVM_REQ_WATCHDOG request.
584 */
585 if ((vcpu->arch.tsr & (TSR_ENW | TSR_WIS)) != (TSR_ENW | TSR_WIS))
586 kvm_clear_request(KVM_REQ_WATCHDOG, vcpu);
587
588 spin_lock_irqsave(&vcpu->arch.wdt_lock, flags);
589 nr_jiffies = watchdog_next_timeout(vcpu);
590 /*
591 * If the number of jiffies of watchdog timer >= NEXT_TIMER_MAX_DELTA
592 * then do not run the watchdog timer as this can break timer APIs.
593 */
594 if (nr_jiffies < NEXT_TIMER_MAX_DELTA)
595 mod_timer(&vcpu->arch.wdt_timer, jiffies + nr_jiffies);
596 else
597 del_timer(&vcpu->arch.wdt_timer);
598 spin_unlock_irqrestore(&vcpu->arch.wdt_lock, flags);
599 }
600
601 void kvmppc_watchdog_func(struct timer_list *t)
602 {
603 struct kvm_vcpu *vcpu = from_timer(vcpu, t, arch.wdt_timer);
604 u32 tsr, new_tsr;
605 int final;
606
607 do {
608 new_tsr = tsr = vcpu->arch.tsr;
609 final = 0;
610
611 /* Time out event */
612 if (tsr & TSR_ENW) {
613 if (tsr & TSR_WIS)
614 final = 1;
615 else
616 new_tsr = tsr | TSR_WIS;
617 } else {
618 new_tsr = tsr | TSR_ENW;
619 }
620 } while (cmpxchg(&vcpu->arch.tsr, tsr, new_tsr) != tsr);
621
622 if (new_tsr & TSR_WIS) {
623 smp_wmb();
624 kvm_make_request(KVM_REQ_PENDING_TIMER, vcpu);
625 kvm_vcpu_kick(vcpu);
626 }
627
628 /*
629 * If this is final watchdog expiry and some action is required
630 * then exit to userspace.
631 */
632 if (final && (vcpu->arch.tcr & TCR_WRC_MASK) &&
633 vcpu->arch.watchdog_enabled) {
634 smp_wmb();
635 kvm_make_request(KVM_REQ_WATCHDOG, vcpu);
636 kvm_vcpu_kick(vcpu);
637 }
638
639 /*
640 * Stop running the watchdog timer after final expiration to
641 * prevent the host from being flooded with timers if the
642 * guest sets a short period.
643 * Timers will resume when TSR/TCR is updated next time.
644 */
645 if (!final)
646 arm_next_watchdog(vcpu);
647 }
648
649 static void update_timer_ints(struct kvm_vcpu *vcpu)
650 {
651 if ((vcpu->arch.tcr & TCR_DIE) && (vcpu->arch.tsr & TSR_DIS))
652 kvmppc_core_queue_dec(vcpu);
653 else
654 kvmppc_core_dequeue_dec(vcpu);
655
656 if ((vcpu->arch.tcr & TCR_WIE) && (vcpu->arch.tsr & TSR_WIS))
657 kvmppc_core_queue_watchdog(vcpu);
658 else
659 kvmppc_core_dequeue_watchdog(vcpu);
660 }
661
662 static void kvmppc_core_check_exceptions(struct kvm_vcpu *vcpu)
663 {
664 unsigned long *pending = &vcpu->arch.pending_exceptions;
665 unsigned int priority;
666
667 priority = __ffs(*pending);
668 while (priority < BOOKE_IRQPRIO_MAX) {
669 if (kvmppc_booke_irqprio_deliver(vcpu, priority))
670 break;
671
672 priority = find_next_bit(pending,
673 BITS_PER_BYTE * sizeof(*pending),
674 priority + 1);
675 }
676
677 /* Tell the guest about our interrupt status */
678 vcpu->arch.shared->int_pending = !!*pending;
679 }
680
681 /* Check pending exceptions and deliver one, if possible. */
682 int kvmppc_core_prepare_to_enter(struct kvm_vcpu *vcpu)
683 {
684 int r = 0;
685 WARN_ON_ONCE(!irqs_disabled());
686
687 kvmppc_core_check_exceptions(vcpu);
688
689 if (kvm_request_pending(vcpu)) {
690 /* Exception delivery raised request; start over */
691 return 1;
692 }
693
694 if (vcpu->arch.shared->msr & MSR_WE) {
695 local_irq_enable();
696 kvm_vcpu_block(vcpu);
697 kvm_clear_request(KVM_REQ_UNHALT, vcpu);
698 hard_irq_disable();
699
700 kvmppc_set_exit_type(vcpu, EMULATED_MTMSRWE_EXITS);
701 r = 1;
702 };
703
704 return r;
705 }
706
707 int kvmppc_core_check_requests(struct kvm_vcpu *vcpu)
708 {
709 int r = 1; /* Indicate we want to get back into the guest */
710
711 if (kvm_check_request(KVM_REQ_PENDING_TIMER, vcpu))
712 update_timer_ints(vcpu);
713 #if defined(CONFIG_KVM_E500V2) || defined(CONFIG_KVM_E500MC)
714 if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu))
715 kvmppc_core_flush_tlb(vcpu);
716 #endif
717
718 if (kvm_check_request(KVM_REQ_WATCHDOG, vcpu)) {
719 vcpu->run->exit_reason = KVM_EXIT_WATCHDOG;
720 r = 0;
721 }
722
723 if (kvm_check_request(KVM_REQ_EPR_EXIT, vcpu)) {
724 vcpu->run->epr.epr = 0;
725 vcpu->arch.epr_needed = true;
726 vcpu->run->exit_reason = KVM_EXIT_EPR;
727 r = 0;
728 }
729
730 return r;
731 }
732
733 int kvmppc_vcpu_run(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
734 {
735 int ret, s;
736 struct debug_reg debug;
737
738 if (!vcpu->arch.sane) {
739 kvm_run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
740 return -EINVAL;
741 }
742
743 s = kvmppc_prepare_to_enter(vcpu);
744 if (s <= 0) {
745 ret = s;
746 goto out;
747 }
748 /* interrupts now hard-disabled */
749
750 #ifdef CONFIG_PPC_FPU
751 /* Save userspace FPU state in stack */
752 enable_kernel_fp();
753
754 /*
755 * Since we can't trap on MSR_FP in GS-mode, we consider the guest
756 * as always using the FPU.
757 */
758 kvmppc_load_guest_fp(vcpu);
759 #endif
760
761 #ifdef CONFIG_ALTIVEC
762 /* Save userspace AltiVec state in stack */
763 if (cpu_has_feature(CPU_FTR_ALTIVEC))
764 enable_kernel_altivec();
765 /*
766 * Since we can't trap on MSR_VEC in GS-mode, we consider the guest
767 * as always using the AltiVec.
768 */
769 kvmppc_load_guest_altivec(vcpu);
770 #endif
771
772 /* Switch to guest debug context */
773 debug = vcpu->arch.dbg_reg;
774 switch_booke_debug_regs(&debug);
775 debug = current->thread.debug;
776 current->thread.debug = vcpu->arch.dbg_reg;
777
778 vcpu->arch.pgdir = vcpu->kvm->mm->pgd;
779 kvmppc_fix_ee_before_entry();
780
781 ret = __kvmppc_vcpu_run(kvm_run, vcpu);
782
783 /* No need for guest_exit. It's done in handle_exit.
784 We also get here with interrupts enabled. */
785
786 /* Switch back to user space debug context */
787 switch_booke_debug_regs(&debug);
788 current->thread.debug = debug;
789
790 #ifdef CONFIG_PPC_FPU
791 kvmppc_save_guest_fp(vcpu);
792 #endif
793
794 #ifdef CONFIG_ALTIVEC
795 kvmppc_save_guest_altivec(vcpu);
796 #endif
797
798 out:
799 vcpu->mode = OUTSIDE_GUEST_MODE;
800 return ret;
801 }
802
803 static int emulation_exit(struct kvm_run *run, struct kvm_vcpu *vcpu)
804 {
805 enum emulation_result er;
806
807 er = kvmppc_emulate_instruction(run, vcpu);
808 switch (er) {
809 case EMULATE_DONE:
810 /* don't overwrite subtypes, just account kvm_stats */
811 kvmppc_account_exit_stat(vcpu, EMULATED_INST_EXITS);
812 /* Future optimization: only reload non-volatiles if
813 * they were actually modified by emulation. */
814 return RESUME_GUEST_NV;
815
816 case EMULATE_AGAIN:
817 return RESUME_GUEST;
818
819 case EMULATE_FAIL:
820 printk(KERN_CRIT "%s: emulation at %lx failed (%08x)\n",
821 __func__, vcpu->arch.regs.nip, vcpu->arch.last_inst);
822 /* For debugging, encode the failing instruction and
823 * report it to userspace. */
824 run->hw.hardware_exit_reason = ~0ULL << 32;
825 run->hw.hardware_exit_reason |= vcpu->arch.last_inst;
826 kvmppc_core_queue_program(vcpu, ESR_PIL);
827 return RESUME_HOST;
828
829 case EMULATE_EXIT_USER:
830 return RESUME_HOST;
831
832 default:
833 BUG();
834 }
835 }
836
837 static int kvmppc_handle_debug(struct kvm_run *run, struct kvm_vcpu *vcpu)
838 {
839 struct debug_reg *dbg_reg = &(vcpu->arch.dbg_reg);
840 u32 dbsr = vcpu->arch.dbsr;
841
842 if (vcpu->guest_debug == 0) {
843 /*
844 * Debug resources belong to Guest.
845 * Imprecise debug event is not injected
846 */
847 if (dbsr & DBSR_IDE) {
848 dbsr &= ~DBSR_IDE;
849 if (!dbsr)
850 return RESUME_GUEST;
851 }
852
853 if (dbsr && (vcpu->arch.shared->msr & MSR_DE) &&
854 (vcpu->arch.dbg_reg.dbcr0 & DBCR0_IDM))
855 kvmppc_core_queue_debug(vcpu);
856
857 /* Inject a program interrupt if trap debug is not allowed */
858 if ((dbsr & DBSR_TIE) && !(vcpu->arch.shared->msr & MSR_DE))
859 kvmppc_core_queue_program(vcpu, ESR_PTR);
860
861 return RESUME_GUEST;
862 }
863
864 /*
865 * Debug resource owned by userspace.
866 * Clear guest dbsr (vcpu->arch.dbsr)
867 */
868 vcpu->arch.dbsr = 0;
869 run->debug.arch.status = 0;
870 run->debug.arch.address = vcpu->arch.regs.nip;
871
872 if (dbsr & (DBSR_IAC1 | DBSR_IAC2 | DBSR_IAC3 | DBSR_IAC4)) {
873 run->debug.arch.status |= KVMPPC_DEBUG_BREAKPOINT;
874 } else {
875 if (dbsr & (DBSR_DAC1W | DBSR_DAC2W))
876 run->debug.arch.status |= KVMPPC_DEBUG_WATCH_WRITE;
877 else if (dbsr & (DBSR_DAC1R | DBSR_DAC2R))
878 run->debug.arch.status |= KVMPPC_DEBUG_WATCH_READ;
879 if (dbsr & (DBSR_DAC1R | DBSR_DAC1W))
880 run->debug.arch.address = dbg_reg->dac1;
881 else if (dbsr & (DBSR_DAC2R | DBSR_DAC2W))
882 run->debug.arch.address = dbg_reg->dac2;
883 }
884
885 return RESUME_HOST;
886 }
887
888 static void kvmppc_fill_pt_regs(struct pt_regs *regs)
889 {
890 ulong r1, ip, msr, lr;
891
892 asm("mr %0, 1" : "=r"(r1));
893 asm("mflr %0" : "=r"(lr));
894 asm("mfmsr %0" : "=r"(msr));
895 asm("bl 1f; 1: mflr %0" : "=r"(ip));
896
897 memset(regs, 0, sizeof(*regs));
898 regs->gpr[1] = r1;
899 regs->nip = ip;
900 regs->msr = msr;
901 regs->link = lr;
902 }
903
904 /*
905 * For interrupts needed to be handled by host interrupt handlers,
906 * corresponding host handler are called from here in similar way
907 * (but not exact) as they are called from low level handler
908 * (such as from arch/powerpc/kernel/head_fsl_booke.S).
909 */
910 static void kvmppc_restart_interrupt(struct kvm_vcpu *vcpu,
911 unsigned int exit_nr)
912 {
913 struct pt_regs regs;
914
915 switch (exit_nr) {
916 case BOOKE_INTERRUPT_EXTERNAL:
917 kvmppc_fill_pt_regs(&regs);
918 do_IRQ(&regs);
919 break;
920 case BOOKE_INTERRUPT_DECREMENTER:
921 kvmppc_fill_pt_regs(&regs);
922 timer_interrupt(&regs);
923 break;
924 #if defined(CONFIG_PPC_DOORBELL)
925 case BOOKE_INTERRUPT_DOORBELL:
926 kvmppc_fill_pt_regs(&regs);
927 doorbell_exception(&regs);
928 break;
929 #endif
930 case BOOKE_INTERRUPT_MACHINE_CHECK:
931 /* FIXME */
932 break;
933 case BOOKE_INTERRUPT_PERFORMANCE_MONITOR:
934 kvmppc_fill_pt_regs(&regs);
935 performance_monitor_exception(&regs);
936 break;
937 case BOOKE_INTERRUPT_WATCHDOG:
938 kvmppc_fill_pt_regs(&regs);
939 #ifdef CONFIG_BOOKE_WDT
940 WatchdogException(&regs);
941 #else
942 unknown_exception(&regs);
943 #endif
944 break;
945 case BOOKE_INTERRUPT_CRITICAL:
946 kvmppc_fill_pt_regs(&regs);
947 unknown_exception(&regs);
948 break;
949 case BOOKE_INTERRUPT_DEBUG:
950 /* Save DBSR before preemption is enabled */
951 vcpu->arch.dbsr = mfspr(SPRN_DBSR);
952 kvmppc_clear_dbsr();
953 break;
954 }
955 }
956
957 static int kvmppc_resume_inst_load(struct kvm_run *run, struct kvm_vcpu *vcpu,
958 enum emulation_result emulated, u32 last_inst)
959 {
960 switch (emulated) {
961 case EMULATE_AGAIN:
962 return RESUME_GUEST;
963
964 case EMULATE_FAIL:
965 pr_debug("%s: load instruction from guest address %lx failed\n",
966 __func__, vcpu->arch.regs.nip);
967 /* For debugging, encode the failing instruction and
968 * report it to userspace. */
969 run->hw.hardware_exit_reason = ~0ULL << 32;
970 run->hw.hardware_exit_reason |= last_inst;
971 kvmppc_core_queue_program(vcpu, ESR_PIL);
972 return RESUME_HOST;
973
974 default:
975 BUG();
976 }
977 }
978
979 /**
980 * kvmppc_handle_exit
981 *
982 * Return value is in the form (errcode<<2 | RESUME_FLAG_HOST | RESUME_FLAG_NV)
983 */
984 int kvmppc_handle_exit(struct kvm_run *run, struct kvm_vcpu *vcpu,
985 unsigned int exit_nr)
986 {
987 int r = RESUME_HOST;
988 int s;
989 int idx;
990 u32 last_inst = KVM_INST_FETCH_FAILED;
991 enum emulation_result emulated = EMULATE_DONE;
992
993 /* update before a new last_exit_type is rewritten */
994 kvmppc_update_timing_stats(vcpu);
995
996 /* restart interrupts if they were meant for the host */
997 kvmppc_restart_interrupt(vcpu, exit_nr);
998
999 /*
1000 * get last instruction before being preempted
1001 * TODO: for e6500 check also BOOKE_INTERRUPT_LRAT_ERROR & ESR_DATA
1002 */
1003 switch (exit_nr) {
1004 case BOOKE_INTERRUPT_DATA_STORAGE:
1005 case BOOKE_INTERRUPT_DTLB_MISS:
1006 case BOOKE_INTERRUPT_HV_PRIV:
1007 emulated = kvmppc_get_last_inst(vcpu, INST_GENERIC, &last_inst);
1008 break;
1009 case BOOKE_INTERRUPT_PROGRAM:
1010 /* SW breakpoints arrive as illegal instructions on HV */
1011 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
1012 emulated = kvmppc_get_last_inst(vcpu, INST_GENERIC, &last_inst);
1013 break;
1014 default:
1015 break;
1016 }
1017
1018 trace_kvm_exit(exit_nr, vcpu);
1019 guest_exit_irqoff();
1020
1021 local_irq_enable();
1022
1023 run->exit_reason = KVM_EXIT_UNKNOWN;
1024 run->ready_for_interrupt_injection = 1;
1025
1026 if (emulated != EMULATE_DONE) {
1027 r = kvmppc_resume_inst_load(run, vcpu, emulated, last_inst);
1028 goto out;
1029 }
1030
1031 switch (exit_nr) {
1032 case BOOKE_INTERRUPT_MACHINE_CHECK:
1033 printk("MACHINE CHECK: %lx\n", mfspr(SPRN_MCSR));
1034 kvmppc_dump_vcpu(vcpu);
1035 /* For debugging, send invalid exit reason to user space */
1036 run->hw.hardware_exit_reason = ~1ULL << 32;
1037 run->hw.hardware_exit_reason |= mfspr(SPRN_MCSR);
1038 r = RESUME_HOST;
1039 break;
1040
1041 case BOOKE_INTERRUPT_EXTERNAL:
1042 kvmppc_account_exit(vcpu, EXT_INTR_EXITS);
1043 r = RESUME_GUEST;
1044 break;
1045
1046 case BOOKE_INTERRUPT_DECREMENTER:
1047 kvmppc_account_exit(vcpu, DEC_EXITS);
1048 r = RESUME_GUEST;
1049 break;
1050
1051 case BOOKE_INTERRUPT_WATCHDOG:
1052 r = RESUME_GUEST;
1053 break;
1054
1055 case BOOKE_INTERRUPT_DOORBELL:
1056 kvmppc_account_exit(vcpu, DBELL_EXITS);
1057 r = RESUME_GUEST;
1058 break;
1059
1060 case BOOKE_INTERRUPT_GUEST_DBELL_CRIT:
1061 kvmppc_account_exit(vcpu, GDBELL_EXITS);
1062
1063 /*
1064 * We are here because there is a pending guest interrupt
1065 * which could not be delivered as MSR_CE or MSR_ME was not
1066 * set. Once we break from here we will retry delivery.
1067 */
1068 r = RESUME_GUEST;
1069 break;
1070
1071 case BOOKE_INTERRUPT_GUEST_DBELL:
1072 kvmppc_account_exit(vcpu, GDBELL_EXITS);
1073
1074 /*
1075 * We are here because there is a pending guest interrupt
1076 * which could not be delivered as MSR_EE was not set. Once
1077 * we break from here we will retry delivery.
1078 */
1079 r = RESUME_GUEST;
1080 break;
1081
1082 case BOOKE_INTERRUPT_PERFORMANCE_MONITOR:
1083 r = RESUME_GUEST;
1084 break;
1085
1086 case BOOKE_INTERRUPT_HV_PRIV:
1087 r = emulation_exit(run, vcpu);
1088 break;
1089
1090 case BOOKE_INTERRUPT_PROGRAM:
1091 if ((vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP) &&
1092 (last_inst == KVMPPC_INST_SW_BREAKPOINT)) {
1093 /*
1094 * We are here because of an SW breakpoint instr,
1095 * so lets return to host to handle.
1096 */
1097 r = kvmppc_handle_debug(run, vcpu);
1098 run->exit_reason = KVM_EXIT_DEBUG;
1099 kvmppc_account_exit(vcpu, DEBUG_EXITS);
1100 break;
1101 }
1102
1103 if (vcpu->arch.shared->msr & (MSR_PR | MSR_GS)) {
1104 /*
1105 * Program traps generated by user-level software must
1106 * be handled by the guest kernel.
1107 *
1108 * In GS mode, hypervisor privileged instructions trap
1109 * on BOOKE_INTERRUPT_HV_PRIV, not here, so these are
1110 * actual program interrupts, handled by the guest.
1111 */
1112 kvmppc_core_queue_program(vcpu, vcpu->arch.fault_esr);
1113 r = RESUME_GUEST;
1114 kvmppc_account_exit(vcpu, USR_PR_INST);
1115 break;
1116 }
1117
1118 r = emulation_exit(run, vcpu);
1119 break;
1120
1121 case BOOKE_INTERRUPT_FP_UNAVAIL:
1122 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_FP_UNAVAIL);
1123 kvmppc_account_exit(vcpu, FP_UNAVAIL);
1124 r = RESUME_GUEST;
1125 break;
1126
1127 #ifdef CONFIG_SPE
1128 case BOOKE_INTERRUPT_SPE_UNAVAIL: {
1129 if (vcpu->arch.shared->msr & MSR_SPE)
1130 kvmppc_vcpu_enable_spe(vcpu);
1131 else
1132 kvmppc_booke_queue_irqprio(vcpu,
1133 BOOKE_IRQPRIO_SPE_UNAVAIL);
1134 r = RESUME_GUEST;
1135 break;
1136 }
1137
1138 case BOOKE_INTERRUPT_SPE_FP_DATA:
1139 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_SPE_FP_DATA);
1140 r = RESUME_GUEST;
1141 break;
1142
1143 case BOOKE_INTERRUPT_SPE_FP_ROUND:
1144 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_SPE_FP_ROUND);
1145 r = RESUME_GUEST;
1146 break;
1147 #elif defined(CONFIG_SPE_POSSIBLE)
1148 case BOOKE_INTERRUPT_SPE_UNAVAIL:
1149 /*
1150 * Guest wants SPE, but host kernel doesn't support it. Send
1151 * an "unimplemented operation" program check to the guest.
1152 */
1153 kvmppc_core_queue_program(vcpu, ESR_PUO | ESR_SPV);
1154 r = RESUME_GUEST;
1155 break;
1156
1157 /*
1158 * These really should never happen without CONFIG_SPE,
1159 * as we should never enable the real MSR[SPE] in the guest.
1160 */
1161 case BOOKE_INTERRUPT_SPE_FP_DATA:
1162 case BOOKE_INTERRUPT_SPE_FP_ROUND:
1163 printk(KERN_CRIT "%s: unexpected SPE interrupt %u at %08lx\n",
1164 __func__, exit_nr, vcpu->arch.regs.nip);
1165 run->hw.hardware_exit_reason = exit_nr;
1166 r = RESUME_HOST;
1167 break;
1168 #endif /* CONFIG_SPE_POSSIBLE */
1169
1170 /*
1171 * On cores with Vector category, KVM is loaded only if CONFIG_ALTIVEC,
1172 * see kvmppc_core_check_processor_compat().
1173 */
1174 #ifdef CONFIG_ALTIVEC
1175 case BOOKE_INTERRUPT_ALTIVEC_UNAVAIL:
1176 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_ALTIVEC_UNAVAIL);
1177 r = RESUME_GUEST;
1178 break;
1179
1180 case BOOKE_INTERRUPT_ALTIVEC_ASSIST:
1181 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_ALTIVEC_ASSIST);
1182 r = RESUME_GUEST;
1183 break;
1184 #endif
1185
1186 case BOOKE_INTERRUPT_DATA_STORAGE:
1187 kvmppc_core_queue_data_storage(vcpu, vcpu->arch.fault_dear,
1188 vcpu->arch.fault_esr);
1189 kvmppc_account_exit(vcpu, DSI_EXITS);
1190 r = RESUME_GUEST;
1191 break;
1192
1193 case BOOKE_INTERRUPT_INST_STORAGE:
1194 kvmppc_core_queue_inst_storage(vcpu, vcpu->arch.fault_esr);
1195 kvmppc_account_exit(vcpu, ISI_EXITS);
1196 r = RESUME_GUEST;
1197 break;
1198
1199 case BOOKE_INTERRUPT_ALIGNMENT:
1200 kvmppc_core_queue_alignment(vcpu, vcpu->arch.fault_dear,
1201 vcpu->arch.fault_esr);
1202 r = RESUME_GUEST;
1203 break;
1204
1205 #ifdef CONFIG_KVM_BOOKE_HV
1206 case BOOKE_INTERRUPT_HV_SYSCALL:
1207 if (!(vcpu->arch.shared->msr & MSR_PR)) {
1208 kvmppc_set_gpr(vcpu, 3, kvmppc_kvm_pv(vcpu));
1209 } else {
1210 /*
1211 * hcall from guest userspace -- send privileged
1212 * instruction program check.
1213 */
1214 kvmppc_core_queue_program(vcpu, ESR_PPR);
1215 }
1216
1217 r = RESUME_GUEST;
1218 break;
1219 #else
1220 case BOOKE_INTERRUPT_SYSCALL:
1221 if (!(vcpu->arch.shared->msr & MSR_PR) &&
1222 (((u32)kvmppc_get_gpr(vcpu, 0)) == KVM_SC_MAGIC_R0)) {
1223 /* KVM PV hypercalls */
1224 kvmppc_set_gpr(vcpu, 3, kvmppc_kvm_pv(vcpu));
1225 r = RESUME_GUEST;
1226 } else {
1227 /* Guest syscalls */
1228 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_SYSCALL);
1229 }
1230 kvmppc_account_exit(vcpu, SYSCALL_EXITS);
1231 r = RESUME_GUEST;
1232 break;
1233 #endif
1234
1235 case BOOKE_INTERRUPT_DTLB_MISS: {
1236 unsigned long eaddr = vcpu->arch.fault_dear;
1237 int gtlb_index;
1238 gpa_t gpaddr;
1239 gfn_t gfn;
1240
1241 #ifdef CONFIG_KVM_E500V2
1242 if (!(vcpu->arch.shared->msr & MSR_PR) &&
1243 (eaddr & PAGE_MASK) == vcpu->arch.magic_page_ea) {
1244 kvmppc_map_magic(vcpu);
1245 kvmppc_account_exit(vcpu, DTLB_VIRT_MISS_EXITS);
1246 r = RESUME_GUEST;
1247
1248 break;
1249 }
1250 #endif
1251
1252 /* Check the guest TLB. */
1253 gtlb_index = kvmppc_mmu_dtlb_index(vcpu, eaddr);
1254 if (gtlb_index < 0) {
1255 /* The guest didn't have a mapping for it. */
1256 kvmppc_core_queue_dtlb_miss(vcpu,
1257 vcpu->arch.fault_dear,
1258 vcpu->arch.fault_esr);
1259 kvmppc_mmu_dtlb_miss(vcpu);
1260 kvmppc_account_exit(vcpu, DTLB_REAL_MISS_EXITS);
1261 r = RESUME_GUEST;
1262 break;
1263 }
1264
1265 idx = srcu_read_lock(&vcpu->kvm->srcu);
1266
1267 gpaddr = kvmppc_mmu_xlate(vcpu, gtlb_index, eaddr);
1268 gfn = gpaddr >> PAGE_SHIFT;
1269
1270 if (kvm_is_visible_gfn(vcpu->kvm, gfn)) {
1271 /* The guest TLB had a mapping, but the shadow TLB
1272 * didn't, and it is RAM. This could be because:
1273 * a) the entry is mapping the host kernel, or
1274 * b) the guest used a large mapping which we're faking
1275 * Either way, we need to satisfy the fault without
1276 * invoking the guest. */
1277 kvmppc_mmu_map(vcpu, eaddr, gpaddr, gtlb_index);
1278 kvmppc_account_exit(vcpu, DTLB_VIRT_MISS_EXITS);
1279 r = RESUME_GUEST;
1280 } else {
1281 /* Guest has mapped and accessed a page which is not
1282 * actually RAM. */
1283 vcpu->arch.paddr_accessed = gpaddr;
1284 vcpu->arch.vaddr_accessed = eaddr;
1285 r = kvmppc_emulate_mmio(run, vcpu);
1286 kvmppc_account_exit(vcpu, MMIO_EXITS);
1287 }
1288
1289 srcu_read_unlock(&vcpu->kvm->srcu, idx);
1290 break;
1291 }
1292
1293 case BOOKE_INTERRUPT_ITLB_MISS: {
1294 unsigned long eaddr = vcpu->arch.regs.nip;
1295 gpa_t gpaddr;
1296 gfn_t gfn;
1297 int gtlb_index;
1298
1299 r = RESUME_GUEST;
1300
1301 /* Check the guest TLB. */
1302 gtlb_index = kvmppc_mmu_itlb_index(vcpu, eaddr);
1303 if (gtlb_index < 0) {
1304 /* The guest didn't have a mapping for it. */
1305 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_ITLB_MISS);
1306 kvmppc_mmu_itlb_miss(vcpu);
1307 kvmppc_account_exit(vcpu, ITLB_REAL_MISS_EXITS);
1308 break;
1309 }
1310
1311 kvmppc_account_exit(vcpu, ITLB_VIRT_MISS_EXITS);
1312
1313 idx = srcu_read_lock(&vcpu->kvm->srcu);
1314
1315 gpaddr = kvmppc_mmu_xlate(vcpu, gtlb_index, eaddr);
1316 gfn = gpaddr >> PAGE_SHIFT;
1317
1318 if (kvm_is_visible_gfn(vcpu->kvm, gfn)) {
1319 /* The guest TLB had a mapping, but the shadow TLB
1320 * didn't. This could be because:
1321 * a) the entry is mapping the host kernel, or
1322 * b) the guest used a large mapping which we're faking
1323 * Either way, we need to satisfy the fault without
1324 * invoking the guest. */
1325 kvmppc_mmu_map(vcpu, eaddr, gpaddr, gtlb_index);
1326 } else {
1327 /* Guest mapped and leaped at non-RAM! */
1328 kvmppc_booke_queue_irqprio(vcpu, BOOKE_IRQPRIO_MACHINE_CHECK);
1329 }
1330
1331 srcu_read_unlock(&vcpu->kvm->srcu, idx);
1332 break;
1333 }
1334
1335 case BOOKE_INTERRUPT_DEBUG: {
1336 r = kvmppc_handle_debug(run, vcpu);
1337 if (r == RESUME_HOST)
1338 run->exit_reason = KVM_EXIT_DEBUG;
1339 kvmppc_account_exit(vcpu, DEBUG_EXITS);
1340 break;
1341 }
1342
1343 default:
1344 printk(KERN_EMERG "exit_nr %d\n", exit_nr);
1345 BUG();
1346 }
1347
1348 out:
1349 /*
1350 * To avoid clobbering exit_reason, only check for signals if we
1351 * aren't already exiting to userspace for some other reason.
1352 */
1353 if (!(r & RESUME_HOST)) {
1354 s = kvmppc_prepare_to_enter(vcpu);
1355 if (s <= 0)
1356 r = (s << 2) | RESUME_HOST | (r & RESUME_FLAG_NV);
1357 else {
1358 /* interrupts now hard-disabled */
1359 kvmppc_fix_ee_before_entry();
1360 kvmppc_load_guest_fp(vcpu);
1361 kvmppc_load_guest_altivec(vcpu);
1362 }
1363 }
1364
1365 return r;
1366 }
1367
1368 static void kvmppc_set_tsr(struct kvm_vcpu *vcpu, u32 new_tsr)
1369 {
1370 u32 old_tsr = vcpu->arch.tsr;
1371
1372 vcpu->arch.tsr = new_tsr;
1373
1374 if ((old_tsr ^ vcpu->arch.tsr) & (TSR_ENW | TSR_WIS))
1375 arm_next_watchdog(vcpu);
1376
1377 update_timer_ints(vcpu);
1378 }
1379
1380 int kvmppc_subarch_vcpu_init(struct kvm_vcpu *vcpu)
1381 {
1382 /* setup watchdog timer once */
1383 spin_lock_init(&vcpu->arch.wdt_lock);
1384 timer_setup(&vcpu->arch.wdt_timer, kvmppc_watchdog_func, 0);
1385
1386 /*
1387 * Clear DBSR.MRR to avoid guest debug interrupt as
1388 * this is of host interest
1389 */
1390 mtspr(SPRN_DBSR, DBSR_MRR);
1391 return 0;
1392 }
1393
1394 void kvmppc_subarch_vcpu_uninit(struct kvm_vcpu *vcpu)
1395 {
1396 del_timer_sync(&vcpu->arch.wdt_timer);
1397 }
1398
1399 int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
1400 {
1401 int i;
1402
1403 vcpu_load(vcpu);
1404
1405 regs->pc = vcpu->arch.regs.nip;
1406 regs->cr = kvmppc_get_cr(vcpu);
1407 regs->ctr = vcpu->arch.regs.ctr;
1408 regs->lr = vcpu->arch.regs.link;
1409 regs->xer = kvmppc_get_xer(vcpu);
1410 regs->msr = vcpu->arch.shared->msr;
1411 regs->srr0 = kvmppc_get_srr0(vcpu);
1412 regs->srr1 = kvmppc_get_srr1(vcpu);
1413 regs->pid = vcpu->arch.pid;
1414 regs->sprg0 = kvmppc_get_sprg0(vcpu);
1415 regs->sprg1 = kvmppc_get_sprg1(vcpu);
1416 regs->sprg2 = kvmppc_get_sprg2(vcpu);
1417 regs->sprg3 = kvmppc_get_sprg3(vcpu);
1418 regs->sprg4 = kvmppc_get_sprg4(vcpu);
1419 regs->sprg5 = kvmppc_get_sprg5(vcpu);
1420 regs->sprg6 = kvmppc_get_sprg6(vcpu);
1421 regs->sprg7 = kvmppc_get_sprg7(vcpu);
1422
1423 for (i = 0; i < ARRAY_SIZE(regs->gpr); i++)
1424 regs->gpr[i] = kvmppc_get_gpr(vcpu, i);
1425
1426 vcpu_put(vcpu);
1427 return 0;
1428 }
1429
1430 int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
1431 {
1432 int i;
1433
1434 vcpu_load(vcpu);
1435
1436 vcpu->arch.regs.nip = regs->pc;
1437 kvmppc_set_cr(vcpu, regs->cr);
1438 vcpu->arch.regs.ctr = regs->ctr;
1439 vcpu->arch.regs.link = regs->lr;
1440 kvmppc_set_xer(vcpu, regs->xer);
1441 kvmppc_set_msr(vcpu, regs->msr);
1442 kvmppc_set_srr0(vcpu, regs->srr0);
1443 kvmppc_set_srr1(vcpu, regs->srr1);
1444 kvmppc_set_pid(vcpu, regs->pid);
1445 kvmppc_set_sprg0(vcpu, regs->sprg0);
1446 kvmppc_set_sprg1(vcpu, regs->sprg1);
1447 kvmppc_set_sprg2(vcpu, regs->sprg2);
1448 kvmppc_set_sprg3(vcpu, regs->sprg3);
1449 kvmppc_set_sprg4(vcpu, regs->sprg4);
1450 kvmppc_set_sprg5(vcpu, regs->sprg5);
1451 kvmppc_set_sprg6(vcpu, regs->sprg6);
1452 kvmppc_set_sprg7(vcpu, regs->sprg7);
1453
1454 for (i = 0; i < ARRAY_SIZE(regs->gpr); i++)
1455 kvmppc_set_gpr(vcpu, i, regs->gpr[i]);
1456
1457 vcpu_put(vcpu);
1458 return 0;
1459 }
1460
1461 static void get_sregs_base(struct kvm_vcpu *vcpu,
1462 struct kvm_sregs *sregs)
1463 {
1464 u64 tb = get_tb();
1465
1466 sregs->u.e.features |= KVM_SREGS_E_BASE;
1467
1468 sregs->u.e.csrr0 = vcpu->arch.csrr0;
1469 sregs->u.e.csrr1 = vcpu->arch.csrr1;
1470 sregs->u.e.mcsr = vcpu->arch.mcsr;
1471 sregs->u.e.esr = kvmppc_get_esr(vcpu);
1472 sregs->u.e.dear = kvmppc_get_dar(vcpu);
1473 sregs->u.e.tsr = vcpu->arch.tsr;
1474 sregs->u.e.tcr = vcpu->arch.tcr;
1475 sregs->u.e.dec = kvmppc_get_dec(vcpu, tb);
1476 sregs->u.e.tb = tb;
1477 sregs->u.e.vrsave = vcpu->arch.vrsave;
1478 }
1479
1480 static int set_sregs_base(struct kvm_vcpu *vcpu,
1481 struct kvm_sregs *sregs)
1482 {
1483 if (!(sregs->u.e.features & KVM_SREGS_E_BASE))
1484 return 0;
1485
1486 vcpu->arch.csrr0 = sregs->u.e.csrr0;
1487 vcpu->arch.csrr1 = sregs->u.e.csrr1;
1488 vcpu->arch.mcsr = sregs->u.e.mcsr;
1489 kvmppc_set_esr(vcpu, sregs->u.e.esr);
1490 kvmppc_set_dar(vcpu, sregs->u.e.dear);
1491 vcpu->arch.vrsave = sregs->u.e.vrsave;
1492 kvmppc_set_tcr(vcpu, sregs->u.e.tcr);
1493
1494 if (sregs->u.e.update_special & KVM_SREGS_E_UPDATE_DEC) {
1495 vcpu->arch.dec = sregs->u.e.dec;
1496 kvmppc_emulate_dec(vcpu);
1497 }
1498
1499 if (sregs->u.e.update_special & KVM_SREGS_E_UPDATE_TSR)
1500 kvmppc_set_tsr(vcpu, sregs->u.e.tsr);
1501
1502 return 0;
1503 }
1504
1505 static void get_sregs_arch206(struct kvm_vcpu *vcpu,
1506 struct kvm_sregs *sregs)
1507 {
1508 sregs->u.e.features |= KVM_SREGS_E_ARCH206;
1509
1510 sregs->u.e.pir = vcpu->vcpu_id;
1511 sregs->u.e.mcsrr0 = vcpu->arch.mcsrr0;
1512 sregs->u.e.mcsrr1 = vcpu->arch.mcsrr1;
1513 sregs->u.e.decar = vcpu->arch.decar;
1514 sregs->u.e.ivpr = vcpu->arch.ivpr;
1515 }
1516
1517 static int set_sregs_arch206(struct kvm_vcpu *vcpu,
1518 struct kvm_sregs *sregs)
1519 {
1520 if (!(sregs->u.e.features & KVM_SREGS_E_ARCH206))
1521 return 0;
1522
1523 if (sregs->u.e.pir != vcpu->vcpu_id)
1524 return -EINVAL;
1525
1526 vcpu->arch.mcsrr0 = sregs->u.e.mcsrr0;
1527 vcpu->arch.mcsrr1 = sregs->u.e.mcsrr1;
1528 vcpu->arch.decar = sregs->u.e.decar;
1529 vcpu->arch.ivpr = sregs->u.e.ivpr;
1530
1531 return 0;
1532 }
1533
1534 int kvmppc_get_sregs_ivor(struct kvm_vcpu *vcpu, struct kvm_sregs *sregs)
1535 {
1536 sregs->u.e.features |= KVM_SREGS_E_IVOR;
1537
1538 sregs->u.e.ivor_low[0] = vcpu->arch.ivor[BOOKE_IRQPRIO_CRITICAL];
1539 sregs->u.e.ivor_low[1] = vcpu->arch.ivor[BOOKE_IRQPRIO_MACHINE_CHECK];
1540 sregs->u.e.ivor_low[2] = vcpu->arch.ivor[BOOKE_IRQPRIO_DATA_STORAGE];
1541 sregs->u.e.ivor_low[3] = vcpu->arch.ivor[BOOKE_IRQPRIO_INST_STORAGE];
1542 sregs->u.e.ivor_low[4] = vcpu->arch.ivor[BOOKE_IRQPRIO_EXTERNAL];
1543 sregs->u.e.ivor_low[5] = vcpu->arch.ivor[BOOKE_IRQPRIO_ALIGNMENT];
1544 sregs->u.e.ivor_low[6] = vcpu->arch.ivor[BOOKE_IRQPRIO_PROGRAM];
1545 sregs->u.e.ivor_low[7] = vcpu->arch.ivor[BOOKE_IRQPRIO_FP_UNAVAIL];
1546 sregs->u.e.ivor_low[8] = vcpu->arch.ivor[BOOKE_IRQPRIO_SYSCALL];
1547 sregs->u.e.ivor_low[9] = vcpu->arch.ivor[BOOKE_IRQPRIO_AP_UNAVAIL];
1548 sregs->u.e.ivor_low[10] = vcpu->arch.ivor[BOOKE_IRQPRIO_DECREMENTER];
1549 sregs->u.e.ivor_low[11] = vcpu->arch.ivor[BOOKE_IRQPRIO_FIT];
1550 sregs->u.e.ivor_low[12] = vcpu->arch.ivor[BOOKE_IRQPRIO_WATCHDOG];
1551 sregs->u.e.ivor_low[13] = vcpu->arch.ivor[BOOKE_IRQPRIO_DTLB_MISS];
1552 sregs->u.e.ivor_low[14] = vcpu->arch.ivor[BOOKE_IRQPRIO_ITLB_MISS];
1553 sregs->u.e.ivor_low[15] = vcpu->arch.ivor[BOOKE_IRQPRIO_DEBUG];
1554 return 0;
1555 }
1556
1557 int kvmppc_set_sregs_ivor(struct kvm_vcpu *vcpu, struct kvm_sregs *sregs)
1558 {
1559 if (!(sregs->u.e.features & KVM_SREGS_E_IVOR))
1560 return 0;
1561
1562 vcpu->arch.ivor[BOOKE_IRQPRIO_CRITICAL] = sregs->u.e.ivor_low[0];
1563 vcpu->arch.ivor[BOOKE_IRQPRIO_MACHINE_CHECK] = sregs->u.e.ivor_low[1];
1564 vcpu->arch.ivor[BOOKE_IRQPRIO_DATA_STORAGE] = sregs->u.e.ivor_low[2];
1565 vcpu->arch.ivor[BOOKE_IRQPRIO_INST_STORAGE] = sregs->u.e.ivor_low[3];
1566 vcpu->arch.ivor[BOOKE_IRQPRIO_EXTERNAL] = sregs->u.e.ivor_low[4];
1567 vcpu->arch.ivor[BOOKE_IRQPRIO_ALIGNMENT] = sregs->u.e.ivor_low[5];
1568 vcpu->arch.ivor[BOOKE_IRQPRIO_PROGRAM] = sregs->u.e.ivor_low[6];
1569 vcpu->arch.ivor[BOOKE_IRQPRIO_FP_UNAVAIL] = sregs->u.e.ivor_low[7];
1570 vcpu->arch.ivor[BOOKE_IRQPRIO_SYSCALL] = sregs->u.e.ivor_low[8];
1571 vcpu->arch.ivor[BOOKE_IRQPRIO_AP_UNAVAIL] = sregs->u.e.ivor_low[9];
1572 vcpu->arch.ivor[BOOKE_IRQPRIO_DECREMENTER] = sregs->u.e.ivor_low[10];
1573 vcpu->arch.ivor[BOOKE_IRQPRIO_FIT] = sregs->u.e.ivor_low[11];
1574 vcpu->arch.ivor[BOOKE_IRQPRIO_WATCHDOG] = sregs->u.e.ivor_low[12];
1575 vcpu->arch.ivor[BOOKE_IRQPRIO_DTLB_MISS] = sregs->u.e.ivor_low[13];
1576 vcpu->arch.ivor[BOOKE_IRQPRIO_ITLB_MISS] = sregs->u.e.ivor_low[14];
1577 vcpu->arch.ivor[BOOKE_IRQPRIO_DEBUG] = sregs->u.e.ivor_low[15];
1578
1579 return 0;
1580 }
1581
1582 int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
1583 struct kvm_sregs *sregs)
1584 {
1585 int ret;
1586
1587 vcpu_load(vcpu);
1588
1589 sregs->pvr = vcpu->arch.pvr;
1590
1591 get_sregs_base(vcpu, sregs);
1592 get_sregs_arch206(vcpu, sregs);
1593 ret = vcpu->kvm->arch.kvm_ops->get_sregs(vcpu, sregs);
1594
1595 vcpu_put(vcpu);
1596 return ret;
1597 }
1598
1599 int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
1600 struct kvm_sregs *sregs)
1601 {
1602 int ret = -EINVAL;
1603
1604 vcpu_load(vcpu);
1605 if (vcpu->arch.pvr != sregs->pvr)
1606 goto out;
1607
1608 ret = set_sregs_base(vcpu, sregs);
1609 if (ret < 0)
1610 goto out;
1611
1612 ret = set_sregs_arch206(vcpu, sregs);
1613 if (ret < 0)
1614 goto out;
1615
1616 ret = vcpu->kvm->arch.kvm_ops->set_sregs(vcpu, sregs);
1617
1618 out:
1619 vcpu_put(vcpu);
1620 return ret;
1621 }
1622
1623 int kvmppc_get_one_reg(struct kvm_vcpu *vcpu, u64 id,
1624 union kvmppc_one_reg *val)
1625 {
1626 int r = 0;
1627
1628 switch (id) {
1629 case KVM_REG_PPC_IAC1:
1630 *val = get_reg_val(id, vcpu->arch.dbg_reg.iac1);
1631 break;
1632 case KVM_REG_PPC_IAC2:
1633 *val = get_reg_val(id, vcpu->arch.dbg_reg.iac2);
1634 break;
1635 #if CONFIG_PPC_ADV_DEBUG_IACS > 2
1636 case KVM_REG_PPC_IAC3:
1637 *val = get_reg_val(id, vcpu->arch.dbg_reg.iac3);
1638 break;
1639 case KVM_REG_PPC_IAC4:
1640 *val = get_reg_val(id, vcpu->arch.dbg_reg.iac4);
1641 break;
1642 #endif
1643 case KVM_REG_PPC_DAC1:
1644 *val = get_reg_val(id, vcpu->arch.dbg_reg.dac1);
1645 break;
1646 case KVM_REG_PPC_DAC2:
1647 *val = get_reg_val(id, vcpu->arch.dbg_reg.dac2);
1648 break;
1649 case KVM_REG_PPC_EPR: {
1650 u32 epr = kvmppc_get_epr(vcpu);
1651 *val = get_reg_val(id, epr);
1652 break;
1653 }
1654 #if defined(CONFIG_64BIT)
1655 case KVM_REG_PPC_EPCR:
1656 *val = get_reg_val(id, vcpu->arch.epcr);
1657 break;
1658 #endif
1659 case KVM_REG_PPC_TCR:
1660 *val = get_reg_val(id, vcpu->arch.tcr);
1661 break;
1662 case KVM_REG_PPC_TSR:
1663 *val = get_reg_val(id, vcpu->arch.tsr);
1664 break;
1665 case KVM_REG_PPC_DEBUG_INST:
1666 *val = get_reg_val(id, KVMPPC_INST_SW_BREAKPOINT);
1667 break;
1668 case KVM_REG_PPC_VRSAVE:
1669 *val = get_reg_val(id, vcpu->arch.vrsave);
1670 break;
1671 default:
1672 r = vcpu->kvm->arch.kvm_ops->get_one_reg(vcpu, id, val);
1673 break;
1674 }
1675
1676 return r;
1677 }
1678
1679 int kvmppc_set_one_reg(struct kvm_vcpu *vcpu, u64 id,
1680 union kvmppc_one_reg *val)
1681 {
1682 int r = 0;
1683
1684 switch (id) {
1685 case KVM_REG_PPC_IAC1:
1686 vcpu->arch.dbg_reg.iac1 = set_reg_val(id, *val);
1687 break;
1688 case KVM_REG_PPC_IAC2:
1689 vcpu->arch.dbg_reg.iac2 = set_reg_val(id, *val);
1690 break;
1691 #if CONFIG_PPC_ADV_DEBUG_IACS > 2
1692 case KVM_REG_PPC_IAC3:
1693 vcpu->arch.dbg_reg.iac3 = set_reg_val(id, *val);
1694 break;
1695 case KVM_REG_PPC_IAC4:
1696 vcpu->arch.dbg_reg.iac4 = set_reg_val(id, *val);
1697 break;
1698 #endif
1699 case KVM_REG_PPC_DAC1:
1700 vcpu->arch.dbg_reg.dac1 = set_reg_val(id, *val);
1701 break;
1702 case KVM_REG_PPC_DAC2:
1703 vcpu->arch.dbg_reg.dac2 = set_reg_val(id, *val);
1704 break;
1705 case KVM_REG_PPC_EPR: {
1706 u32 new_epr = set_reg_val(id, *val);
1707 kvmppc_set_epr(vcpu, new_epr);
1708 break;
1709 }
1710 #if defined(CONFIG_64BIT)
1711 case KVM_REG_PPC_EPCR: {
1712 u32 new_epcr = set_reg_val(id, *val);
1713 kvmppc_set_epcr(vcpu, new_epcr);
1714 break;
1715 }
1716 #endif
1717 case KVM_REG_PPC_OR_TSR: {
1718 u32 tsr_bits = set_reg_val(id, *val);
1719 kvmppc_set_tsr_bits(vcpu, tsr_bits);
1720 break;
1721 }
1722 case KVM_REG_PPC_CLEAR_TSR: {
1723 u32 tsr_bits = set_reg_val(id, *val);
1724 kvmppc_clr_tsr_bits(vcpu, tsr_bits);
1725 break;
1726 }
1727 case KVM_REG_PPC_TSR: {
1728 u32 tsr = set_reg_val(id, *val);
1729 kvmppc_set_tsr(vcpu, tsr);
1730 break;
1731 }
1732 case KVM_REG_PPC_TCR: {
1733 u32 tcr = set_reg_val(id, *val);
1734 kvmppc_set_tcr(vcpu, tcr);
1735 break;
1736 }
1737 case KVM_REG_PPC_VRSAVE:
1738 vcpu->arch.vrsave = set_reg_val(id, *val);
1739 break;
1740 default:
1741 r = vcpu->kvm->arch.kvm_ops->set_one_reg(vcpu, id, val);
1742 break;
1743 }
1744
1745 return r;
1746 }
1747
1748 int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
1749 {
1750 return -ENOTSUPP;
1751 }
1752
1753 int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
1754 {
1755 return -ENOTSUPP;
1756 }
1757
1758 int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
1759 struct kvm_translation *tr)
1760 {
1761 int r;
1762
1763 vcpu_load(vcpu);
1764 r = kvmppc_core_vcpu_translate(vcpu, tr);
1765 vcpu_put(vcpu);
1766 return r;
1767 }
1768
1769 int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
1770 {
1771 return -ENOTSUPP;
1772 }
1773
1774 void kvmppc_core_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free,
1775 struct kvm_memory_slot *dont)
1776 {
1777 }
1778
1779 int kvmppc_core_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot,
1780 unsigned long npages)
1781 {
1782 return 0;
1783 }
1784
1785 int kvmppc_core_prepare_memory_region(struct kvm *kvm,
1786 struct kvm_memory_slot *memslot,
1787 const struct kvm_userspace_memory_region *mem)
1788 {
1789 return 0;
1790 }
1791
1792 void kvmppc_core_commit_memory_region(struct kvm *kvm,
1793 const struct kvm_userspace_memory_region *mem,
1794 const struct kvm_memory_slot *old,
1795 const struct kvm_memory_slot *new,
1796 enum kvm_mr_change change)
1797 {
1798 }
1799
1800 void kvmppc_core_flush_memslot(struct kvm *kvm, struct kvm_memory_slot *memslot)
1801 {
1802 }
1803
1804 void kvmppc_set_epcr(struct kvm_vcpu *vcpu, u32 new_epcr)
1805 {
1806 #if defined(CONFIG_64BIT)
1807 vcpu->arch.epcr = new_epcr;
1808 #ifdef CONFIG_KVM_BOOKE_HV
1809 vcpu->arch.shadow_epcr &= ~SPRN_EPCR_GICM;
1810 if (vcpu->arch.epcr & SPRN_EPCR_ICM)
1811 vcpu->arch.shadow_epcr |= SPRN_EPCR_GICM;
1812 #endif
1813 #endif
1814 }
1815
1816 void kvmppc_set_tcr(struct kvm_vcpu *vcpu, u32 new_tcr)
1817 {
1818 vcpu->arch.tcr = new_tcr;
1819 arm_next_watchdog(vcpu);
1820 update_timer_ints(vcpu);
1821 }
1822
1823 void kvmppc_set_tsr_bits(struct kvm_vcpu *vcpu, u32 tsr_bits)
1824 {
1825 set_bits(tsr_bits, &vcpu->arch.tsr);
1826 smp_wmb();
1827 kvm_make_request(KVM_REQ_PENDING_TIMER, vcpu);
1828 kvm_vcpu_kick(vcpu);
1829 }
1830
1831 void kvmppc_clr_tsr_bits(struct kvm_vcpu *vcpu, u32 tsr_bits)
1832 {
1833 clear_bits(tsr_bits, &vcpu->arch.tsr);
1834
1835 /*
1836 * We may have stopped the watchdog due to
1837 * being stuck on final expiration.
1838 */
1839 if (tsr_bits & (TSR_ENW | TSR_WIS))
1840 arm_next_watchdog(vcpu);
1841
1842 update_timer_ints(vcpu);
1843 }
1844
1845 void kvmppc_decrementer_func(struct kvm_vcpu *vcpu)
1846 {
1847 if (vcpu->arch.tcr & TCR_ARE) {
1848 vcpu->arch.dec = vcpu->arch.decar;
1849 kvmppc_emulate_dec(vcpu);
1850 }
1851
1852 kvmppc_set_tsr_bits(vcpu, TSR_DIS);
1853 }
1854
1855 static int kvmppc_booke_add_breakpoint(struct debug_reg *dbg_reg,
1856 uint64_t addr, int index)
1857 {
1858 switch (index) {
1859 case 0:
1860 dbg_reg->dbcr0 |= DBCR0_IAC1;
1861 dbg_reg->iac1 = addr;
1862 break;
1863 case 1:
1864 dbg_reg->dbcr0 |= DBCR0_IAC2;
1865 dbg_reg->iac2 = addr;
1866 break;
1867 #if CONFIG_PPC_ADV_DEBUG_IACS > 2
1868 case 2:
1869 dbg_reg->dbcr0 |= DBCR0_IAC3;
1870 dbg_reg->iac3 = addr;
1871 break;
1872 case 3:
1873 dbg_reg->dbcr0 |= DBCR0_IAC4;
1874 dbg_reg->iac4 = addr;
1875 break;
1876 #endif
1877 default:
1878 return -EINVAL;
1879 }
1880
1881 dbg_reg->dbcr0 |= DBCR0_IDM;
1882 return 0;
1883 }
1884
1885 static int kvmppc_booke_add_watchpoint(struct debug_reg *dbg_reg, uint64_t addr,
1886 int type, int index)
1887 {
1888 switch (index) {
1889 case 0:
1890 if (type & KVMPPC_DEBUG_WATCH_READ)
1891 dbg_reg->dbcr0 |= DBCR0_DAC1R;
1892 if (type & KVMPPC_DEBUG_WATCH_WRITE)
1893 dbg_reg->dbcr0 |= DBCR0_DAC1W;
1894 dbg_reg->dac1 = addr;
1895 break;
1896 case 1:
1897 if (type & KVMPPC_DEBUG_WATCH_READ)
1898 dbg_reg->dbcr0 |= DBCR0_DAC2R;
1899 if (type & KVMPPC_DEBUG_WATCH_WRITE)
1900 dbg_reg->dbcr0 |= DBCR0_DAC2W;
1901 dbg_reg->dac2 = addr;
1902 break;
1903 default:
1904 return -EINVAL;
1905 }
1906
1907 dbg_reg->dbcr0 |= DBCR0_IDM;
1908 return 0;
1909 }
1910 void kvm_guest_protect_msr(struct kvm_vcpu *vcpu, ulong prot_bitmap, bool set)
1911 {
1912 /* XXX: Add similar MSR protection for BookE-PR */
1913 #ifdef CONFIG_KVM_BOOKE_HV
1914 BUG_ON(prot_bitmap & ~(MSRP_UCLEP | MSRP_DEP | MSRP_PMMP));
1915 if (set) {
1916 if (prot_bitmap & MSR_UCLE)
1917 vcpu->arch.shadow_msrp |= MSRP_UCLEP;
1918 if (prot_bitmap & MSR_DE)
1919 vcpu->arch.shadow_msrp |= MSRP_DEP;
1920 if (prot_bitmap & MSR_PMM)
1921 vcpu->arch.shadow_msrp |= MSRP_PMMP;
1922 } else {
1923 if (prot_bitmap & MSR_UCLE)
1924 vcpu->arch.shadow_msrp &= ~MSRP_UCLEP;
1925 if (prot_bitmap & MSR_DE)
1926 vcpu->arch.shadow_msrp &= ~MSRP_DEP;
1927 if (prot_bitmap & MSR_PMM)
1928 vcpu->arch.shadow_msrp &= ~MSRP_PMMP;
1929 }
1930 #endif
1931 }
1932
1933 int kvmppc_xlate(struct kvm_vcpu *vcpu, ulong eaddr, enum xlate_instdata xlid,
1934 enum xlate_readwrite xlrw, struct kvmppc_pte *pte)
1935 {
1936 int gtlb_index;
1937 gpa_t gpaddr;
1938
1939 #ifdef CONFIG_KVM_E500V2
1940 if (!(vcpu->arch.shared->msr & MSR_PR) &&
1941 (eaddr & PAGE_MASK) == vcpu->arch.magic_page_ea) {
1942 pte->eaddr = eaddr;
1943 pte->raddr = (vcpu->arch.magic_page_pa & PAGE_MASK) |
1944 (eaddr & ~PAGE_MASK);
1945 pte->vpage = eaddr >> PAGE_SHIFT;
1946 pte->may_read = true;
1947 pte->may_write = true;
1948 pte->may_execute = true;
1949
1950 return 0;
1951 }
1952 #endif
1953
1954 /* Check the guest TLB. */
1955 switch (xlid) {
1956 case XLATE_INST:
1957 gtlb_index = kvmppc_mmu_itlb_index(vcpu, eaddr);
1958 break;
1959 case XLATE_DATA:
1960 gtlb_index = kvmppc_mmu_dtlb_index(vcpu, eaddr);
1961 break;
1962 default:
1963 BUG();
1964 }
1965
1966 /* Do we have a TLB entry at all? */
1967 if (gtlb_index < 0)
1968 return -ENOENT;
1969
1970 gpaddr = kvmppc_mmu_xlate(vcpu, gtlb_index, eaddr);
1971
1972 pte->eaddr = eaddr;
1973 pte->raddr = (gpaddr & PAGE_MASK) | (eaddr & ~PAGE_MASK);
1974 pte->vpage = eaddr >> PAGE_SHIFT;
1975
1976 /* XXX read permissions from the guest TLB */
1977 pte->may_read = true;
1978 pte->may_write = true;
1979 pte->may_execute = true;
1980
1981 return 0;
1982 }
1983
1984 int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
1985 struct kvm_guest_debug *dbg)
1986 {
1987 struct debug_reg *dbg_reg;
1988 int n, b = 0, w = 0;
1989 int ret = 0;
1990
1991 vcpu_load(vcpu);
1992
1993 if (!(dbg->control & KVM_GUESTDBG_ENABLE)) {
1994 vcpu->arch.dbg_reg.dbcr0 = 0;
1995 vcpu->guest_debug = 0;
1996 kvm_guest_protect_msr(vcpu, MSR_DE, false);
1997 goto out;
1998 }
1999
2000 kvm_guest_protect_msr(vcpu, MSR_DE, true);
2001 vcpu->guest_debug = dbg->control;
2002 vcpu->arch.dbg_reg.dbcr0 = 0;
2003
2004 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
2005 vcpu->arch.dbg_reg.dbcr0 |= DBCR0_IDM | DBCR0_IC;
2006
2007 /* Code below handles only HW breakpoints */
2008 dbg_reg = &(vcpu->arch.dbg_reg);
2009
2010 #ifdef CONFIG_KVM_BOOKE_HV
2011 /*
2012 * On BookE-HV (e500mc) the guest is always executed with MSR.GS=1
2013 * DBCR1 and DBCR2 are set to trigger debug events when MSR.PR is 0
2014 */
2015 dbg_reg->dbcr1 = 0;
2016 dbg_reg->dbcr2 = 0;
2017 #else
2018 /*
2019 * On BookE-PR (e500v2) the guest is always executed with MSR.PR=1
2020 * We set DBCR1 and DBCR2 to only trigger debug events when MSR.PR
2021 * is set.
2022 */
2023 dbg_reg->dbcr1 = DBCR1_IAC1US | DBCR1_IAC2US | DBCR1_IAC3US |
2024 DBCR1_IAC4US;
2025 dbg_reg->dbcr2 = DBCR2_DAC1US | DBCR2_DAC2US;
2026 #endif
2027
2028 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
2029 goto out;
2030
2031 ret = -EINVAL;
2032 for (n = 0; n < (KVMPPC_BOOKE_IAC_NUM + KVMPPC_BOOKE_DAC_NUM); n++) {
2033 uint64_t addr = dbg->arch.bp[n].addr;
2034 uint32_t type = dbg->arch.bp[n].type;
2035
2036 if (type == KVMPPC_DEBUG_NONE)
2037 continue;
2038
2039 if (type & ~(KVMPPC_DEBUG_WATCH_READ |
2040 KVMPPC_DEBUG_WATCH_WRITE |
2041 KVMPPC_DEBUG_BREAKPOINT))
2042 goto out;
2043
2044 if (type & KVMPPC_DEBUG_BREAKPOINT) {
2045 /* Setting H/W breakpoint */
2046 if (kvmppc_booke_add_breakpoint(dbg_reg, addr, b++))
2047 goto out;
2048 } else {
2049 /* Setting H/W watchpoint */
2050 if (kvmppc_booke_add_watchpoint(dbg_reg, addr,
2051 type, w++))
2052 goto out;
2053 }
2054 }
2055
2056 ret = 0;
2057 out:
2058 vcpu_put(vcpu);
2059 return ret;
2060 }
2061
2062 void kvmppc_booke_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
2063 {
2064 vcpu->cpu = smp_processor_id();
2065 current->thread.kvm_vcpu = vcpu;
2066 }
2067
2068 void kvmppc_booke_vcpu_put(struct kvm_vcpu *vcpu)
2069 {
2070 current->thread.kvm_vcpu = NULL;
2071 vcpu->cpu = -1;
2072
2073 /* Clear pending debug event in DBSR */
2074 kvmppc_clear_dbsr();
2075 }
2076
2077 void kvmppc_mmu_destroy(struct kvm_vcpu *vcpu)
2078 {
2079 vcpu->kvm->arch.kvm_ops->mmu_destroy(vcpu);
2080 }
2081
2082 int kvmppc_core_init_vm(struct kvm *kvm)
2083 {
2084 return kvm->arch.kvm_ops->init_vm(kvm);
2085 }
2086
2087 int kvmppc_core_vcpu_create(struct kvm_vcpu *vcpu)
2088 {
2089 int i;
2090 int r;
2091
2092 r = vcpu->kvm->arch.kvm_ops->vcpu_create(vcpu);
2093 if (r)
2094 return r;
2095
2096 /* Initial guest state: 16MB mapping 0 -> 0, PC = 0, MSR = 0, R1 = 16MB */
2097 vcpu->arch.regs.nip = 0;
2098 vcpu->arch.shared->pir = vcpu->vcpu_id;
2099 kvmppc_set_gpr(vcpu, 1, (16<<20) - 8); /* -8 for the callee-save LR slot */
2100 kvmppc_set_msr(vcpu, 0);
2101
2102 #ifndef CONFIG_KVM_BOOKE_HV
2103 vcpu->arch.shadow_msr = MSR_USER | MSR_IS | MSR_DS;
2104 vcpu->arch.shadow_pid = 1;
2105 vcpu->arch.shared->msr = 0;
2106 #endif
2107
2108 /* Eye-catching numbers so we know if the guest takes an interrupt
2109 * before it's programmed its own IVPR/IVORs. */
2110 vcpu->arch.ivpr = 0x55550000;
2111 for (i = 0; i < BOOKE_IRQPRIO_MAX; i++)
2112 vcpu->arch.ivor[i] = 0x7700 | i * 4;
2113
2114 kvmppc_init_timing_stats(vcpu);
2115
2116 r = kvmppc_core_vcpu_setup(vcpu);
2117 if (r)
2118 vcpu->kvm->arch.kvm_ops->vcpu_free(vcpu);
2119 kvmppc_sanity_check(vcpu);
2120 return r;
2121 }
2122
2123 void kvmppc_core_vcpu_free(struct kvm_vcpu *vcpu)
2124 {
2125 vcpu->kvm->arch.kvm_ops->vcpu_free(vcpu);
2126 }
2127
2128 void kvmppc_core_destroy_vm(struct kvm *kvm)
2129 {
2130 kvm->arch.kvm_ops->destroy_vm(kvm);
2131 }
2132
2133 void kvmppc_core_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
2134 {
2135 vcpu->kvm->arch.kvm_ops->vcpu_load(vcpu, cpu);
2136 }
2137
2138 void kvmppc_core_vcpu_put(struct kvm_vcpu *vcpu)
2139 {
2140 vcpu->kvm->arch.kvm_ops->vcpu_put(vcpu);
2141 }
2142
2143 int __init kvmppc_booke_init(void)
2144 {
2145 #ifndef CONFIG_KVM_BOOKE_HV
2146 unsigned long ivor[16];
2147 unsigned long *handler = kvmppc_booke_handler_addr;
2148 unsigned long max_ivor = 0;
2149 unsigned long handler_len;
2150 int i;
2151
2152 /* We install our own exception handlers by hijacking IVPR. IVPR must
2153 * be 16-bit aligned, so we need a 64KB allocation. */
2154 kvmppc_booke_handlers = __get_free_pages(GFP_KERNEL | __GFP_ZERO,
2155 VCPU_SIZE_ORDER);
2156 if (!kvmppc_booke_handlers)
2157 return -ENOMEM;
2158
2159 /* XXX make sure our handlers are smaller than Linux's */
2160
2161 /* Copy our interrupt handlers to match host IVORs. That way we don't
2162 * have to swap the IVORs on every guest/host transition. */
2163 ivor[0] = mfspr(SPRN_IVOR0);
2164 ivor[1] = mfspr(SPRN_IVOR1);
2165 ivor[2] = mfspr(SPRN_IVOR2);
2166 ivor[3] = mfspr(SPRN_IVOR3);
2167 ivor[4] = mfspr(SPRN_IVOR4);
2168 ivor[5] = mfspr(SPRN_IVOR5);
2169 ivor[6] = mfspr(SPRN_IVOR6);
2170 ivor[7] = mfspr(SPRN_IVOR7);
2171 ivor[8] = mfspr(SPRN_IVOR8);
2172 ivor[9] = mfspr(SPRN_IVOR9);
2173 ivor[10] = mfspr(SPRN_IVOR10);
2174 ivor[11] = mfspr(SPRN_IVOR11);
2175 ivor[12] = mfspr(SPRN_IVOR12);
2176 ivor[13] = mfspr(SPRN_IVOR13);
2177 ivor[14] = mfspr(SPRN_IVOR14);
2178 ivor[15] = mfspr(SPRN_IVOR15);
2179
2180 for (i = 0; i < 16; i++) {
2181 if (ivor[i] > max_ivor)
2182 max_ivor = i;
2183
2184 handler_len = handler[i + 1] - handler[i];
2185 memcpy((void *)kvmppc_booke_handlers + ivor[i],
2186 (void *)handler[i], handler_len);
2187 }
2188
2189 handler_len = handler[max_ivor + 1] - handler[max_ivor];
2190 flush_icache_range(kvmppc_booke_handlers, kvmppc_booke_handlers +
2191 ivor[max_ivor] + handler_len);
2192 #endif /* !BOOKE_HV */
2193 return 0;
2194 }
2195
2196 void __exit kvmppc_booke_exit(void)
2197 {
2198 free_pages(kvmppc_booke_handlers, VCPU_SIZE_ORDER);
2199 kvm_exit();
2200 }
Linux with added FPC-III support