drivers/crypto/qat/qat_common/icp_qat_fw_loader_handle.h

   1 /* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0-only) */
   2 /* Copyright(c) 2014 - 2020 Intel Corporation */
   3 #ifndef __ICP_QAT_FW_LOADER_HANDLE_H__
   4 #define __ICP_QAT_FW_LOADER_HANDLE_H__
   5 #include "icp_qat_uclo.h"
   6
   7 struct icp_qat_fw_loader_ae_data {
   8         unsigned int state;
   9         unsigned int ustore_size;
  10         unsigned int free_addr;
  11         unsigned int free_size;
  12         unsigned int live_ctx_mask;
  13 };
  14
  15 struct icp_qat_fw_loader_hal_handle {
  16         struct icp_qat_fw_loader_ae_data aes[ICP_QAT_UCLO_MAX_AE];
  17         unsigned int ae_mask;
  18         unsigned int admin_ae_mask;
  19         unsigned int slice_mask;
  20         unsigned int revision_id;
  21         unsigned int ae_max_num;
  22         unsigned int upc_mask;
  23         unsigned int max_ustore;
  24 };
  25
  26 struct icp_qat_fw_loader_chip_info {
  27         bool sram_visible;
  28         bool nn;
  29         bool lm2lm3;
  30         u32 lm_size;
  31         u32 icp_rst_csr;
  32         u32 icp_rst_mask;
  33         u32 glb_clk_enable_csr;
  34         u32 misc_ctl_csr;
  35         u32 wakeup_event_val;
  36         bool fw_auth;
  37         bool css_3k;
  38         bool tgroup_share_ustore;
  39         u32 fcu_ctl_csr;
  40         u32 fcu_sts_csr;
  41         u32 fcu_dram_addr_hi;
  42         u32 fcu_dram_addr_lo;
  43         u32 fcu_loaded_ae_csr;
  44         u8 fcu_loaded_ae_pos;
  45 };
  46
  47 struct icp_qat_fw_loader_handle {
  48         struct icp_qat_fw_loader_hal_handle *hal_handle;
  49         struct icp_qat_fw_loader_chip_info *chip_info;
  50         struct pci_dev *pci_dev;
  51         void *obj_handle;
  52         void *sobj_handle;
  53         void *mobj_handle;
  54         unsigned int cfg_ae_mask;
  55         void __iomem *hal_sram_addr_v;
  56         void __iomem *hal_cap_g_ctl_csr_addr_v;
  57         void __iomem *hal_cap_ae_xfer_csr_addr_v;
  58         void __iomem *hal_cap_ae_local_csr_addr_v;
  59         void __iomem *hal_ep_csr_addr_v;
  60 };
  61
  62 struct icp_firml_dram_desc {
  63         void __iomem *dram_base_addr;
  64         void *dram_base_addr_v;
  65         dma_addr_t dram_bus_addr;
  66         u64 dram_size;
  67 };
  68 #endif