2 * Device tree source for the Emerson/Artesyn MVME2500
4 * Copyright 2014 Elettra-Sincrotrone Trieste S.C.p.A.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
11 * Based on: P2020 DS Device Tree Source
12 * Copyright 2009 Freescale Semiconductor Inc.
15 /include/ "p2020si-pre.dtsi"
19 compatible = "artesyn,MVME2500";
29 device_type = "memory";
33 ranges = <0x0 0 0xffe00000 0x100000>;
37 compatible = "adi,adt7461";
42 compatible = "dallas,ds1337";
44 interrupts = <8 1 0 0>;
48 compatible = "atmel,24c64";
53 compatible = "atmel,24c512";
58 compatible = "atmel,24c512";
63 compatible = "atmel,24c02";
70 fsl,espi-num-chipselects = <2>;
73 compatible = "atmel,at25df641";
75 spi-max-frequency = <10000000>;
78 compatible = "atmel,at25df641";
80 spi-max-frequency = <10000000>;
89 enet0: ethernet@24000 {
92 phy-connection-type = "rgmii-id";
96 phy1: ethernet-phy@1 {
97 compatible = "brcm,bcm54616S";
98 interrupts = <6 1 0 0>;
102 phy2: ethernet-phy@2 {
103 compatible = "brcm,bcm54616S";
104 interrupts = <6 1 0 0>;
108 phy3: ethernet-phy@3 {
109 compatible = "brcm,bcm54616S";
110 interrupts = <5 1 0 0>;
114 phy7: ethernet-phy@7 {
115 compatible = "brcm,bcm54616S";
116 interrupts = <7 1 0 0>;
122 device_type = "tbi-phy";
126 enet1: ethernet@25000 {
127 tbi-handle = <&tbi1>;
128 phy-handle = <&phy7>;
129 phy-connection-type = "rgmii-id";
135 device_type = "tbi-phy";
139 enet2: ethernet@26000 {
140 tbi-handle = <&tbi2>;
141 phy-handle = <&phy3>;
142 phy-connection-type = "rgmii-id";
148 device_type = "tbi-phy";
153 lbc: localbus@ffe05000 {
154 reg = <0 0xffe05000 0 0x1000>;
156 ranges = <0x0 0x0 0x0 0xfff00000 0x00080000
157 0x1 0x0 0x0 0xffc40000 0x00010000
158 0x2 0x0 0x0 0xffc50000 0x00010000
159 0x3 0x0 0x0 0xffc60000 0x00010000
160 0x4 0x0 0x0 0xffc70000 0x00010000
161 0x6 0x0 0x0 0xffc80000 0x00010000
162 0x5 0x0 0x0 0xffdf0000 0x00008000>;
164 serial2: serial@1,0 {
165 device_type = "serial";
166 compatible = "ns16550";
167 reg = <0x1 0x0 0x100>;
168 clock-frequency = <1843200>;
169 interrupts = <11 2 0 0>;
172 serial3: serial@2,0 {
173 device_type = "serial";
174 compatible = "ns16550";
175 reg = <0x2 0x0 0x100>;
176 clock-frequency = <1843200>;
177 interrupts = <1 2 0 0>;
180 serial4: serial@3,0 {
181 device_type = "serial";
182 compatible = "ns16550";
183 reg = <0x3 0x0 0x100>;
184 clock-frequency = <1843200>;
185 interrupts = <2 2 0 0>;
188 serial5: serial@4,0 {
189 device_type = "serial";
190 compatible = "ns16550";
191 reg = <0x4 0x0 0x100>;
192 clock-frequency = <1843200>;
193 interrupts = <3 2 0 0>;
197 compatible = "everspin,mram", "mtd-ram";
198 reg = <0x0 0x0 0x80000>;
203 compatible = "artesyn,mvme2500-fpga";
204 reg = <0x5 0x0 0x01000>;
208 compatible = "artesyn,mvme2500-cpld";
209 reg = <0x6 0x0 0x10000>;
210 interrupts = <9 1 0 0>;
214 pci0: pcie@ffe08000 {
215 reg = <0 0xffe08000 0 0x1000>;
216 ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
217 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
219 ranges = <0x2000000 0x0 0x80000000
220 0x2000000 0x0 0x80000000
229 pci1: pcie@ffe09000 {
230 reg = <0 0xffe09000 0 0x1000>;
231 ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
232 0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
234 ranges = <0x2000000 0x0 0xa0000000
235 0x2000000 0x0 0xa0000000
245 pci2: pcie@ffe0a000 {
246 reg = <0 0xffe0a000 0 0x1000>;
247 ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
248 0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
250 ranges = <0x2000000 0x0 0xc0000000
251 0x2000000 0x0 0xc0000000
261 /include/ "p2020si-post.dtsi"
274 compatible = "fsl,p2020-esdhc", "fsl,esdhc";