2 * P5040 Silicon/SoC Device Tree Source (post include)
4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are met:
8 * * Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * * Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * * Neither the name of Freescale Semiconductor nor the
14 * names of its contributors may be used to endorse or promote products
15 * derived from this software without specific prior written permission.
18 * ALTERNATIVELY, this software may be distributed under the terms of the
19 * GNU General Public License ("GPL") as published by the Free Software
20 * Foundation, either version 2 of that License or (at your option) any
23 * This software is provided by Freescale Semiconductor "as is" and any
24 * express or implied warranties, including, but not limited to, the implied
25 * warranties of merchantability and fitness for a particular purpose are
26 * disclaimed. In no event shall Freescale Semiconductor be liable for any
27 * direct, indirect, incidental, special, exemplary, or consequential damages
28 * (including, but not limited to, procurement of substitute goods or services;
29 * loss of use, data, or profits; or business interruption) however caused and
30 * on any theory of liability, whether in contract, strict liability, or tort
31 * (including negligence or otherwise) arising in any way out of the use of this
32 * software, even if advised of the possibility of such damage.
36 compatible = "fsl,bman-fbpr";
37 alloc-ranges = <0 0 0x10000 0>;
41 compatible = "fsl,qman-fqd";
42 alloc-ranges = <0 0 0x10000 0>;
46 compatible = "fsl,qman-pfdr";
47 alloc-ranges = <0 0 0x10000 0>;
51 compatible = "fsl,p5040-elbc", "fsl,elbc", "simple-bus";
52 interrupts = <25 2 0 0>;
57 /* controller at 0x200000 */
59 compatible = "fsl,p5040-pcie", "fsl,qoriq-pcie-v2.4";
63 bus-range = <0x0 0xff>;
64 clock-frequency = <33333333>;
65 interrupts = <16 2 1 15>;
66 fsl,iommu-parent = <&pamu0>;
69 #interrupt-cells = <1>;
73 interrupts = <16 2 1 15>;
74 interrupt-map-mask = <0xf800 0 0 7>;
77 0000 0 0 1 &mpic 40 1 0 0
78 0000 0 0 2 &mpic 1 1 0 0
79 0000 0 0 3 &mpic 2 1 0 0
80 0000 0 0 4 &mpic 3 1 0 0
85 /* controller at 0x201000 */
87 compatible = "fsl,p5040-pcie", "fsl,qoriq-pcie-v2.4";
92 clock-frequency = <33333333>;
93 interrupts = <16 2 1 14>;
94 fsl,iommu-parent = <&pamu0>;
97 #interrupt-cells = <1>;
101 interrupts = <16 2 1 14>;
102 interrupt-map-mask = <0xf800 0 0 7>;
105 0000 0 0 1 &mpic 41 1 0 0
106 0000 0 0 2 &mpic 5 1 0 0
107 0000 0 0 3 &mpic 6 1 0 0
108 0000 0 0 4 &mpic 7 1 0 0
113 /* controller at 0x202000 */
115 compatible = "fsl,p5040-pcie", "fsl,qoriq-pcie-v2.4";
118 #address-cells = <3>;
119 bus-range = <0x0 0xff>;
120 clock-frequency = <33333333>;
121 interrupts = <16 2 1 13>;
122 fsl,iommu-parent = <&pamu0>;
125 #interrupt-cells = <1>;
127 #address-cells = <3>;
129 interrupts = <16 2 1 13>;
130 interrupt-map-mask = <0xf800 0 0 7>;
133 0000 0 0 1 &mpic 42 1 0 0
134 0000 0 0 2 &mpic 9 1 0 0
135 0000 0 0 3 &mpic 10 1 0 0
136 0000 0 0 4 &mpic 11 1 0 0
142 #address-cells = <1>;
144 compatible = "fsl,dcsr", "simple-bus";
147 compatible = "fsl,p5040-dcsr-epu", "fsl,dcsr-epu";
148 interrupts = <52 2 0 0
154 compatible = "fsl,dcsr-npc";
155 reg = <0x1000 0x1000 0x1000000 0x8000>;
158 compatible = "fsl,dcsr-nxc";
159 reg = <0x2000 0x1000>;
162 compatible = "fsl,dcsr-corenet";
163 reg = <0x8000 0x1000 0xB0000 0x1000>;
166 compatible = "fsl,p5040-dcsr-dpaa", "fsl,dcsr-dpaa";
167 reg = <0x9000 0x1000>;
170 compatible = "fsl,p5040-dcsr-ocn", "fsl,dcsr-ocn";
171 reg = <0x11000 0x1000>;
174 compatible = "fsl,dcsr-ddr";
175 dev-handle = <&ddr1>;
176 reg = <0x12000 0x1000>;
179 compatible = "fsl,dcsr-ddr";
180 dev-handle = <&ddr2>;
181 reg = <0x13000 0x1000>;
184 compatible = "fsl,p5040-dcsr-nal", "fsl,dcsr-nal";
185 reg = <0x18000 0x1000>;
188 compatible = "fsl,p5040-dcsr-rcpm", "fsl,dcsr-rcpm";
189 reg = <0x22000 0x1000>;
191 dcsr-cpu-sb-proxy@40000 {
192 compatible = "fsl,dcsr-e5500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
193 cpu-handle = <&cpu0>;
194 reg = <0x40000 0x1000>;
196 dcsr-cpu-sb-proxy@41000 {
197 compatible = "fsl,dcsr-e5500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
198 cpu-handle = <&cpu1>;
199 reg = <0x41000 0x1000>;
201 dcsr-cpu-sb-proxy@42000 {
202 compatible = "fsl,dcsr-e5500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
203 cpu-handle = <&cpu2>;
204 reg = <0x42000 0x1000>;
206 dcsr-cpu-sb-proxy@43000 {
207 compatible = "fsl,dcsr-e5500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
208 cpu-handle = <&cpu3>;
209 reg = <0x43000 0x1000>;
213 /include/ "qoriq-bman1-portals.dtsi"
215 /include/ "qoriq-qman1-portals.dtsi"
218 #address-cells = <1>;
221 compatible = "simple-bus";
224 compatible = "fsl,soc-sram-error";
225 interrupts = <16 2 1 29>;
229 compatible = "fsl,corenet-law";
234 ddr1: memory-controller@8000 {
235 compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
236 reg = <0x8000 0x1000>;
237 interrupts = <16 2 1 23>;
240 ddr2: memory-controller@9000 {
241 compatible = "fsl,qoriq-memory-controller-v4.5","fsl,qoriq-memory-controller";
242 reg = <0x9000 0x1000>;
243 interrupts = <16 2 1 22>;
246 cpc: l3-cache-controller@10000 {
247 compatible = "fsl,p5040-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
248 reg = <0x10000 0x1000
250 interrupts = <16 2 1 27
255 compatible = "fsl,corenet1-cf", "fsl,corenet-cf";
256 reg = <0x18000 0x1000>;
257 interrupts = <16 2 1 31>;
258 fsl,ccf-num-csdids = <32>;
259 fsl,ccf-num-snoopids = <32>;
263 compatible = "fsl,pamu-v1.0", "fsl,pamu";
264 reg = <0x20000 0x5000>; /* for compatibility with older PAMU drivers */
265 ranges = <0 0x20000 0x5000>;
266 #address-cells = <1>;
268 interrupts = <24 2 0 0
270 fsl,portid-mapping = <0x0f800000>;
274 fsl,primary-cache-geometry = <32 1>;
275 fsl,secondary-cache-geometry = <128 2>;
279 reg = <0x1000 0x1000>;
280 fsl,primary-cache-geometry = <32 1>;
281 fsl,secondary-cache-geometry = <128 2>;
285 reg = <0x2000 0x1000>;
286 fsl,primary-cache-geometry = <32 1>;
287 fsl,secondary-cache-geometry = <128 2>;
291 reg = <0x3000 0x1000>;
292 fsl,primary-cache-geometry = <32 1>;
293 fsl,secondary-cache-geometry = <128 2>;
297 reg = <0x4000 0x1000>;
298 fsl,primary-cache-geometry = <32 1>;
299 fsl,secondary-cache-geometry = <128 2>;
303 /include/ "qoriq-mpic.dtsi"
305 guts: global-utilities@e0000 {
306 compatible = "fsl,p5040-device-config", "fsl,qoriq-device-config-1.0";
307 reg = <0xe0000 0xe00>;
310 fsl,liodn-bits = <12>;
313 pins: global-utilities@e0e00 {
314 compatible = "fsl,p5040-pin-control", "fsl,qoriq-pin-control-1.0";
315 reg = <0xe0e00 0x200>;
319 /include/ "qoriq-clockgen1.dtsi"
320 global-utilities@e1000 {
321 compatible = "fsl,p5040-clockgen", "fsl,qoriq-clockgen-1.0";
326 compatible = "fsl,qoriq-core-mux-1.0";
327 clocks = <&pll0 0>, <&pll0 1>, <&pll1 0>, <&pll1 1>;
328 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
329 clock-output-names = "cmux2";
335 compatible = "fsl,qoriq-core-mux-1.0";
336 clocks = <&pll0 0>, <&pll0 1>, <&pll1 0>, <&pll1 1>;
337 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
338 clock-output-names = "cmux3";
342 rcpm: global-utilities@e2000 {
343 compatible = "fsl,p5040-rcpm", "fsl,qoriq-rcpm-1.0";
344 reg = <0xe2000 0x1000>;
349 compatible = "fsl,p5040-sfp", "fsl,qoriq-sfp-1.0";
350 reg = <0xe8000 0x1000>;
353 serdes: serdes@ea000 {
354 compatible = "fsl,p5040-serdes";
355 reg = <0xea000 0x1000>;
358 /include/ "qoriq-dma-0.dtsi"
360 fsl,iommu-parent = <&pamu0>;
361 fsl,liodn-reg = <&guts 0x580>; /* DMA1LIODNR */
364 /include/ "qoriq-dma-1.dtsi"
366 fsl,iommu-parent = <&pamu0>;
367 fsl,liodn-reg = <&guts 0x584>; /* DMA2LIODNR */
370 /include/ "qoriq-espi-0.dtsi"
372 fsl,espi-num-chipselects = <4>;
375 /include/ "qoriq-esdhc-0.dtsi"
377 compatible = "fsl,p5040-esdhc", "fsl,esdhc";
378 fsl,iommu-parent = <&pamu2>;
379 fsl,liodn-reg = <&guts 0x530>; /* eSDHCLIODNR */
383 /include/ "qoriq-i2c-0.dtsi"
384 /include/ "qoriq-i2c-1.dtsi"
385 /include/ "qoriq-duart-0.dtsi"
386 /include/ "qoriq-duart-1.dtsi"
387 /include/ "qoriq-gpio-0.dtsi"
388 /include/ "qoriq-usb2-mph-0.dtsi"
390 compatible = "fsl-usb2-mph-v1.6", "fsl,mpc85xx-usb2-mph", "fsl-usb2-mph";
391 fsl,iommu-parent = <&pamu4>;
392 fsl,liodn-reg = <&guts 0x520>; /* USB1LIODNR */
397 /include/ "qoriq-usb2-dr-0.dtsi"
399 compatible = "fsl-usb2-dr-v1.6", "fsl,mpc85xx-usb2-dr", "fsl-usb2-dr";
400 fsl,iommu-parent = <&pamu4>;
401 fsl,liodn-reg = <&guts 0x524>; /* USB2LIODNR */
406 /include/ "qoriq-sata2-0.dtsi"
408 fsl,iommu-parent = <&pamu4>;
409 fsl,liodn-reg = <&guts 0x550>; /* SATA1LIODNR */
412 /include/ "qoriq-sata2-1.dtsi"
414 fsl,iommu-parent = <&pamu4>;
415 fsl,liodn-reg = <&guts 0x554>; /* SATA2LIODNR */
418 /include/ "qoriq-sec5.2-0.dtsi"
420 fsl,iommu-parent = <&pamu4>;
423 /include/ "qoriq-qman1.dtsi"
424 /include/ "qoriq-bman1.dtsi"
426 /include/ "qoriq-fman-0.dtsi"
427 /include/ "qoriq-fman-0-1g-0.dtsi"
428 /include/ "qoriq-fman-0-1g-1.dtsi"
429 /include/ "qoriq-fman-0-1g-2.dtsi"
430 /include/ "qoriq-fman-0-1g-3.dtsi"
431 /include/ "qoriq-fman-0-1g-4.dtsi"
432 /include/ "qoriq-fman-0-10g-0.dtsi"
434 enet0: ethernet@e0000 {
437 enet1: ethernet@e2000 {
440 enet2: ethernet@e4000 {
443 enet3: ethernet@e6000 {
446 enet4: ethernet@e8000 {
449 enet5: ethernet@f0000 {
453 /include/ "qoriq-fman-1.dtsi"
454 /include/ "qoriq-fman-1-1g-0.dtsi"
455 /include/ "qoriq-fman-1-1g-1.dtsi"
456 /include/ "qoriq-fman-1-1g-2.dtsi"
457 /include/ "qoriq-fman-1-1g-3.dtsi"
458 /include/ "qoriq-fman-1-1g-4.dtsi"
459 /include/ "qoriq-fman-1-10g-0.dtsi"
461 enet6: ethernet@e0000 {
464 enet7: ethernet@e2000 {
467 enet8: ethernet@e4000 {
470 enet9: ethernet@e6000 {
473 enet10: ethernet@e8000 {
476 enet11: ethernet@f0000 {