?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
e1000e: cleanup PARENTHESIS_ALIGNMENT checkpatch checks
[linux/fpc-iii.git] / drivers / staging / rtl8187se / r8180.h
blob70ea4145b4c846be5e70188de6a9af66cdf8fad0
1 /*
2 This is part of rtl8180 OpenSource driver.
3 Copyright (C) Andrea Merello 2004-2005 <andreamrl@tiscali.it>
4 Released under the terms of GPL (General Public Licence)
5
6 Parts of this driver are based on the GPL part of the
7 official realtek driver
8
9 Parts of this driver are based on the rtl8180 driver skeleton
10 from Patric Schenke & Andres Salomon
11
12 Parts of this driver are based on the Intel Pro Wireless 2100 GPL driver
13
14 We want to thanks the Authors of those projects and the Ndiswrapper
15 project Authors.
16 */
17
18 #ifndef R8180H
19 #define R8180H
20
21 #include <linux/interrupt.h>
22
23 #define RTL8180_MODULE_NAME "r8180"
24 #define DMESG(x,a...) printk(KERN_INFO RTL8180_MODULE_NAME ": " x "\n", ## a)
25 #define DMESGW(x,a...) printk(KERN_WARNING RTL8180_MODULE_NAME ": WW:" x "\n", ## a)
26 #define DMESGE(x,a...) printk(KERN_WARNING RTL8180_MODULE_NAME ": EE:" x "\n", ## a)
27
28 #include <linux/module.h>
29 #include <linux/kernel.h>
30 //#include <linux/config.h>
31 #include <linux/init.h>
32 #include <linux/ioport.h>
33 #include <linux/sched.h>
34 #include <linux/types.h>
35 #include <linux/slab.h>
36 #include <linux/netdevice.h>
37 #include <linux/pci.h>
38 #include <linux/etherdevice.h>
39 #include <linux/delay.h>
40 #include <linux/rtnetlink.h> //for rtnl_lock()
41 #include <linux/wireless.h>
42 #include <linux/timer.h>
43 #include <linux/proc_fs.h> // Necessary because we use the proc fs
44 #include <linux/if_arp.h>
45 #include "ieee80211/ieee80211.h"
46 #include <asm/io.h>
47 //#include <asm/semaphore.h>
48
49 #define EPROM_93c46 0
50 #define EPROM_93c56 1
51
52 #define RTL_IOCTL_WPA_SUPPLICANT SIOCIWFIRSTPRIV+30
53
54 #define DEFAULT_FRAG_THRESHOLD 2342U
55 #define MIN_FRAG_THRESHOLD 256U
56 #define DEFAULT_RTS_THRESHOLD 2342U
57 #define MIN_RTS_THRESHOLD 0U
58 #define MAX_RTS_THRESHOLD 2342U
59 #define DEFAULT_BEACONINTERVAL 0x64U
60
61 #define DEFAULT_RETRY_RTS 7
62 #define DEFAULT_RETRY_DATA 7
63
64 #define BEACON_QUEUE 6
65
66 #define aSifsTime 10
67
68 #define sCrcLng 4
69 #define sAckCtsLng 112 // bits in ACK and CTS frames
70 //+by amy 080312
71 #define RATE_ADAPTIVE_TIMER_PERIOD 300
72
73 typedef enum _WIRELESS_MODE {
74 WIRELESS_MODE_UNKNOWN = 0x00,
75 WIRELESS_MODE_A = 0x01,
76 WIRELESS_MODE_B = 0x02,
77 WIRELESS_MODE_G = 0x04,
78 WIRELESS_MODE_AUTO = 0x08,
79 } WIRELESS_MODE;
80
81 typedef struct ChnlAccessSetting {
82 u16 SIFS_Timer;
83 u16 DIFS_Timer;
84 u16 SlotTimeTimer;
85 u16 EIFS_Timer;
86 u16 CWminIndex;
87 u16 CWmaxIndex;
88 }*PCHANNEL_ACCESS_SETTING,CHANNEL_ACCESS_SETTING;
89
90 typedef enum{
91 NIC_8185 = 1,
92 NIC_8185B
93 } nic_t;
94
95 typedef u32 AC_CODING;
96 #define AC0_BE 0 // ACI: 0x00 // Best Effort
97 #define AC1_BK 1 // ACI: 0x01 // Background
98 #define AC2_VI 2 // ACI: 0x10 // Video
99 #define AC3_VO 3 // ACI: 0x11 // Voice
100 #define AC_MAX 4 // Max: define total number; Should not to be used as a real enum.
101
102 //
103 // ECWmin/ECWmax field.
104 // Ref: WMM spec 2.2.2: WME Parameter Element, p.13.
105 //
106 typedef union _ECW{
107 u8 charData;
108 struct
109 {
110 u8 ECWmin:4;
111 u8 ECWmax:4;
112 }f; // Field
113 }ECW, *PECW;
114
115 //
116 // ACI/AIFSN Field.
117 // Ref: WMM spec 2.2.2: WME Parameter Element, p.12.
118 //
119 typedef union _ACI_AIFSN{
120 u8 charData;
121
122 struct
123 {
124 u8 AIFSN:4;
125 u8 ACM:1;
126 u8 ACI:2;
127 u8 Reserved:1;
128 }f; // Field
129 }ACI_AIFSN, *PACI_AIFSN;
130
131 //
132 // AC Parameters Record Format.
133 // Ref: WMM spec 2.2.2: WME Parameter Element, p.12.
134 //
135 typedef union _AC_PARAM{
136 u32 longData;
137 u8 charData[4];
138
139 struct
140 {
141 ACI_AIFSN AciAifsn;
142 ECW Ecw;
143 u16 TXOPLimit;
144 }f; // Field
145 }AC_PARAM, *PAC_PARAM;
146
147 /* it is a wrong definition. -xiong-2006-11-17
148 typedef struct ThreeWireReg {
149 u16 longData;
150 struct {
151 u8 enableB;
152 u8 data;
153 u8 clk;
154 u8 read_write;
155 } struc;
156 } ThreeWireReg;
157 */
158
159 typedef union _ThreeWire{
160 struct _ThreeWireStruc{
161 u16 data:1;
162 u16 clk:1;
163 u16 enableB:1;
164 u16 read_write:1;
165 u16 resv1:12;
166 // u2Byte resv2:14;
167 // u2Byte ThreeWireEnable:1;
168 // u2Byte resv3:1;
169 }struc;
170 u16 longData;
171 }ThreeWireReg;
172
173
174 typedef struct buffer
175 {
176 struct buffer *next;
177 u32 *buf;
178 dma_addr_t dma;
179 } buffer;
180
181 //YJ,modified,080828
182 typedef struct Stats
183 {
184 unsigned long txrdu;
185 unsigned long rxrdu;
186 unsigned long rxnolast;
187 unsigned long rxnodata;
188 // unsigned long rxreset;
189 // unsigned long rxwrkaround;
190 unsigned long rxnopointer;
191 unsigned long txnperr;
192 unsigned long txresumed;
193 unsigned long rxerr;
194 unsigned long rxoverflow;
195 unsigned long rxint;
196 unsigned long txbkpokint;
197 unsigned long txbepoking;
198 unsigned long txbkperr;
199 unsigned long txbeperr;
200 unsigned long txnpokint;
201 unsigned long txhpokint;
202 unsigned long txhperr;
203 unsigned long ints;
204 unsigned long shints;
205 unsigned long txoverflow;
206 unsigned long rxdmafail;
207 unsigned long txbeacon;
208 unsigned long txbeaconerr;
209 unsigned long txlpokint;
210 unsigned long txlperr;
211 unsigned long txretry;//retry number tony 20060601
212 unsigned long rxcrcerrmin;//crc error (0-500)
213 unsigned long rxcrcerrmid;//crc error (500-1000)
214 unsigned long rxcrcerrmax;//crc error (>1000)
215 unsigned long rxicverr;//ICV error
216 } Stats;
217
218 #define MAX_LD_SLOT_NUM 10
219 #define KEEP_ALIVE_INTERVAL 20 // in seconds.
220 #define CHECK_FOR_HANG_PERIOD 2 //be equal to watchdog check time
221 #define DEFAULT_KEEP_ALIVE_LEVEL 1
222 #define DEFAULT_SLOT_NUM 2
223 #define POWER_PROFILE_AC 0
224 #define POWER_PROFILE_BATTERY 1
225
226 typedef struct _link_detect_t
227 {
228 u32 RxFrameNum[MAX_LD_SLOT_NUM]; // number of Rx Frame / CheckForHang_period to determine link status
229 u16 SlotNum; // number of CheckForHang period to determine link status, default is 2
230 u16 SlotIndex;
231
232 u32 NumTxOkInPeriod; //number of packet transmitted during CheckForHang
233 u32 NumRxOkInPeriod; //number of packet received during CheckForHang
234
235 u8 IdleCount; // (KEEP_ALIVE_INTERVAL / CHECK_FOR_HANG_PERIOD)
236 u32 LastNumTxUnicast;
237 u32 LastNumRxUnicast;
238
239 bool bBusyTraffic; //when it is set to 1, UI cann't scan at will.
240 }link_detect_t, *plink_detect_t;
241
242 //YJ,modified,080828,end
243
244 //by amy for led
245 //================================================================================
246 // LED customization.
247 //================================================================================
248
249 typedef enum _LED_STRATEGY_8185{
250 SW_LED_MODE0, //
251 SW_LED_MODE1, //
252 HW_LED, // HW control 2 LEDs, LED0 and LED1 (there are 4 different control modes)
253 }LED_STRATEGY_8185, *PLED_STRATEGY_8185;
254 //by amy for led
255 //by amy for power save
256 typedef enum _LED_CTL_MODE{
257 LED_CTL_POWER_ON = 1,
258 LED_CTL_LINK = 2,
259 LED_CTL_NO_LINK = 3,
260 LED_CTL_TX = 4,
261 LED_CTL_RX = 5,
262 LED_CTL_SITE_SURVEY = 6,
263 LED_CTL_POWER_OFF = 7
264 }LED_CTL_MODE;
265
266 typedef enum _RT_RF_POWER_STATE
267 {
268 eRfOn,
269 eRfSleep,
270 eRfOff
271 }RT_RF_POWER_STATE;
272
273 enum _ReasonCode{
274 unspec_reason = 0x1,
275 auth_not_valid = 0x2,
276 deauth_lv_ss = 0x3,
277 inactivity = 0x4,
278 ap_overload = 0x5,
279 class2_err = 0x6,
280 class3_err = 0x7,
281 disas_lv_ss = 0x8,
282 asoc_not_auth = 0x9,
283
284 //----MIC_CHECK
285 mic_failure = 0xe,
286 //----END MIC_CHECK
287
288 // Reason code defined in 802.11i D10.0 p.28.
289 invalid_IE = 0x0d,
290 four_way_tmout = 0x0f,
291 two_way_tmout = 0x10,
292 IE_dismatch = 0x11,
293 invalid_Gcipher = 0x12,
294 invalid_Pcipher = 0x13,
295 invalid_AKMP = 0x14,
296 unsup_RSNIEver = 0x15,
297 invalid_RSNIE = 0x16,
298 auth_802_1x_fail= 0x17,
299 ciper_reject = 0x18,
300
301 // Reason code defined in 7.3.1.7, 802.1e D13.0, p.42. Added by Annie, 2005-11-15.
302 QoS_unspec = 0x20, // 32
303 QAP_bandwidth = 0x21, // 33
304 poor_condition = 0x22, // 34
305 no_facility = 0x23, // 35
306 // Where is 36???
307 req_declined = 0x25, // 37
308 invalid_param = 0x26, // 38
309 req_not_honored= 0x27, // 39
310 TS_not_created = 0x2F, // 47
311 DL_not_allowed = 0x30, // 48
312 dest_not_exist = 0x31, // 49
313 dest_not_QSTA = 0x32, // 50
314 };
315 typedef enum _RT_PS_MODE
316 {
317 eActive, // Active/Continuous access.
318 eMaxPs, // Max power save mode.
319 eFastPs // Fast power save mode.
320 }RT_PS_MODE;
321 //by amy for power save
322 typedef struct r8180_priv
323 {
324 struct pci_dev *pdev;
325
326 short epromtype;
327 int irq;
328 struct ieee80211_device *ieee80211;
329
330 short plcp_preamble_mode; // 0:auto 1:short 2:long
331
332 spinlock_t irq_th_lock;
333 spinlock_t tx_lock;
334 spinlock_t ps_lock;
335 spinlock_t rf_ps_lock;
336
337 u16 irq_mask;
338 short irq_enabled;
339 struct net_device *dev;
340 short chan;
341 short sens;
342 short max_sens;
343 u8 chtxpwr[15]; //channels from 1 to 14, 0 not used
344 u8 chtxpwr_ofdm[15]; //channels from 1 to 14, 0 not used
345 //u8 challow[15]; //channels from 1 to 14, 0 not used
346 u8 channel_plan; // it's the channel plan index
347 short up;
348 short crcmon; //if 1 allow bad crc frame reception in monitor mode
349
350 struct timer_list scan_timer;
351 /*short scanpending;
352 short stopscan;*/
353 spinlock_t scan_lock;
354 u8 active_probe;
355 //u8 active_scan_num;
356 struct semaphore wx_sem;
357 short hw_wep;
358
359 short digphy;
360 short antb;
361 short diversity;
362 u32 key0[4];
363 short (*rf_set_sens)(struct net_device *dev,short sens);
364 void (*rf_set_chan)(struct net_device *dev,short ch);
365 void (*rf_close)(struct net_device *dev);
366 void (*rf_init)(struct net_device *dev);
367 void (*rf_sleep)(struct net_device *dev);
368 void (*rf_wakeup)(struct net_device *dev);
369 //short rate;
370 short promisc;
371 /*stats*/
372 struct Stats stats;
373 struct _link_detect_t link_detect; //YJ,add,080828
374 struct iw_statistics wstats;
375 struct proc_dir_entry *dir_dev;
376
377 /*RX stuff*/
378 u32 *rxring;
379 u32 *rxringtail;
380 dma_addr_t rxringdma;
381 struct buffer *rxbuffer;
382 struct buffer *rxbufferhead;
383 int rxringcount;
384 u16 rxbuffersize;
385
386 struct sk_buff *rx_skb;
387
388 short rx_skb_complete;
389
390 u32 rx_prevlen;
391
392 /*TX stuff*/
393 /*
394 u32 *txlpring;
395 u32 *txhpring;
396 u32 *txnpring;
397 dma_addr_t txlpringdma;
398 dma_addr_t txhpringdma;
399 dma_addr_t txnpringdma;
400 u32 *txlpringtail;
401 u32 *txhpringtail;
402 u32 *txnpringtail;
403 u32 *txlpringhead;
404 u32 *txhpringhead;
405 u32 *txnpringhead;
406 struct buffer *txlpbufs;
407 struct buffer *txhpbufs;
408 struct buffer *txnpbufs;
409 struct buffer *txlpbufstail;
410 struct buffer *txhpbufstail;
411 struct buffer *txnpbufstail;
412 */
413 u32 *txmapring;
414 u32 *txbkpring;
415 u32 *txbepring;
416 u32 *txvipring;
417 u32 *txvopring;
418 u32 *txhpring;
419 dma_addr_t txmapringdma;
420 dma_addr_t txbkpringdma;
421 dma_addr_t txbepringdma;
422 dma_addr_t txvipringdma;
423 dma_addr_t txvopringdma;
424 dma_addr_t txhpringdma;
425 u32 *txmapringtail;
426 u32 *txbkpringtail;
427 u32 *txbepringtail;
428 u32 *txvipringtail;
429 u32 *txvopringtail;
430 u32 *txhpringtail;
431 u32 *txmapringhead;
432 u32 *txbkpringhead;
433 u32 *txbepringhead;
434 u32 *txvipringhead;
435 u32 *txvopringhead;
436 u32 *txhpringhead;
437 struct buffer *txmapbufs;
438 struct buffer *txbkpbufs;
439 struct buffer *txbepbufs;
440 struct buffer *txvipbufs;
441 struct buffer *txvopbufs;
442 struct buffer *txhpbufs;
443 struct buffer *txmapbufstail;
444 struct buffer *txbkpbufstail;
445 struct buffer *txbepbufstail;
446 struct buffer *txvipbufstail;
447 struct buffer *txvopbufstail;
448 struct buffer *txhpbufstail;
449
450 int txringcount;
451 int txbuffsize;
452 //struct tx_pendingbuf txnp_pending;
453 //struct tasklet_struct irq_tx_tasklet;
454 struct tasklet_struct irq_rx_tasklet;
455 u8 dma_poll_mask;
456 //short tx_suspend;
457
458 /* adhoc/master mode stuff */
459 u32 *txbeaconringtail;
460 dma_addr_t txbeaconringdma;
461 u32 *txbeaconring;
462 int txbeaconcount;
463 struct buffer *txbeaconbufs;
464 struct buffer *txbeaconbufstail;
465 //char *master_essid;
466 //u16 master_beaconinterval;
467 //u32 master_beaconsize;
468 //u16 beacon_interval;
469
470 u8 retry_data;
471 u8 retry_rts;
472 u16 rts;
473
474 //by amy for led
475 LED_STRATEGY_8185 LedStrategy;
476 //by amy for led
477
478 //by amy for power save
479 struct timer_list watch_dog_timer;
480 bool bInactivePs;
481 bool bSwRfProcessing;
482 RT_RF_POWER_STATE eInactivePowerState;
483 RT_RF_POWER_STATE eRFPowerState;
484 u32 RfOffReason;
485 bool RFChangeInProgress;
486 bool SetRFPowerStateInProgress;
487 u8 RFProgType;
488 bool bLeisurePs;
489 RT_PS_MODE dot11PowerSaveMode;
490 //u32 NumRxOkInPeriod; //YJ,del,080828
491 //u32 NumTxOkInPeriod; //YJ,del,080828
492 u8 TxPollingTimes;
493
494 bool bApBufOurFrame;// TRUE if AP buffer our unicast data , we will keep eAwake until receive data or timeout.
495 u8 WaitBufDataBcnCount;
496 u8 WaitBufDataTimeOut;
497
498 //by amy for power save
499 //by amy for antenna
500 u8 EEPROMSwAntennaDiversity;
501 bool EEPROMDefaultAntenna1;
502 u8 RegSwAntennaDiversityMechanism;
503 bool bSwAntennaDiverity;
504 u8 RegDefaultAntenna;
505 bool bDefaultAntenna1;
506 u8 SignalStrength;
507 long Stats_SignalStrength;
508 long LastSignalStrengthInPercent; // In percentage, used for smoothing, e.g. Moving Average.
509 u8 SignalQuality; // in 0-100 index.
510 long Stats_SignalQuality;
511 long RecvSignalPower; // in dBm.
512 long Stats_RecvSignalPower;
513 u8 LastRxPktAntenna; // +by amy 080312 Antenna which received the lasted packet. 0: Aux, 1:Main. Added by Roger, 2008.01.25.
514 u32 AdRxOkCnt;
515 long AdRxSignalStrength;
516 u8 CurrAntennaIndex; // Index to current Antenna (both Tx and Rx).
517 u8 AdTickCount; // Times of SwAntennaDiversityTimer happened.
518 u8 AdCheckPeriod; // # of period SwAntennaDiversityTimer to check Rx signal strength for SW Antenna Diversity.
519 u8 AdMinCheckPeriod; // Min value of AdCheckPeriod.
520 u8 AdMaxCheckPeriod; // Max value of AdCheckPeriod.
521 long AdRxSsThreshold; // Signal strength threshold to switch antenna.
522 long AdMaxRxSsThreshold; // Max value of AdRxSsThreshold.
523 bool bAdSwitchedChecking; // TRUE if we shall shall check Rx signal strength for last time switching antenna.
524 long AdRxSsBeforeSwitched; // Rx signal strength before we switched antenna.
525 struct timer_list SwAntennaDiversityTimer;
526 //by amy for antenna
527 //{by amy 080312
528 //
529 // Crystal calibration.
530 // Added by Roger, 2007.12.11.
531 //
532 bool bXtalCalibration; // Crystal calibration.
533 u8 XtalCal_Xin; // Crystal calibration for Xin. 0~7.5pF
534 u8 XtalCal_Xout; // Crystal calibration for Xout. 0~7.5pF
535 //
536 // Tx power tracking with thermal meter indication.
537 // Added by Roger, 2007.12.11.
538 //
539 bool bTxPowerTrack; // Tx Power tracking.
540 u8 ThermalMeter; // Thermal meter reference indication.
541 //
542 // Dynamic Initial Gain Adjustment Mechanism. Added by Bruce, 2007-02-14.
543 //
544 bool bDigMechanism; // TRUE if DIG is enabled, FALSE ow.
545 bool bRegHighPowerMechanism; // For High Power Mechanism. 061010, by rcnjko.
546 u32 FalseAlarmRegValue;
547 u8 RegDigOfdmFaUpTh; // Upper threshold of OFDM false alarm, which is used in DIG.
548 u8 DIG_NumberFallbackVote;
549 u8 DIG_NumberUpgradeVote;
550 // For HW antenna diversity, added by Roger, 2008.01.30.
551 u32 AdMainAntennaRxOkCnt; // Main antenna Rx OK count.
552 u32 AdAuxAntennaRxOkCnt; // Aux antenna Rx OK count.
553 bool bHWAdSwitched; // TRUE if we has switched default antenna by HW evaluation.
554 // RF High Power upper/lower threshold.
555 u8 RegHiPwrUpperTh;
556 u8 RegHiPwrLowerTh;
557 // RF RSSI High Power upper/lower Threshold.
558 u8 RegRSSIHiPwrUpperTh;
559 u8 RegRSSIHiPwrLowerTh;
560 // Current CCK RSSI value to determine CCK high power, asked by SD3 DZ, by Bruce, 2007-04-12.
561 u8 CurCCKRSSI;
562 bool bCurCCKPkt;
563 //
564 // High Power Mechanism. Added by amy, 080312.
565 //
566 bool bToUpdateTxPwr;
567 long UndecoratedSmoothedSS;
568 long UndercorateSmoothedRxPower;
569 u8 RSSI;
570 char RxPower;
571 u8 InitialGain;
572 //For adjust Dig Threshold during Legacy/Leisure Power Save Mode
573 u32 DozePeriodInPast2Sec;
574 // Don't access BB/RF under disable PLL situation.
575 u8 InitialGainBackUp;
576 u8 RegBModeGainStage;
577 //by amy for rate adaptive
578 struct timer_list rateadapter_timer;
579 u32 RateAdaptivePeriod;
580 bool bEnhanceTxPwr;
581 bool bUpdateARFR;
582 int ForcedDataRate; // Force Data Rate. 0: Auto, 0x02: 1M ~ 0x6C: 54M.)
583 u32 NumTxUnicast; //YJ,add,080828,for keep alive
584 u8 keepAliveLevel; //YJ,add,080828,for KeepAlive
585 unsigned long NumTxOkTotal;
586 u16 LastRetryCnt;
587 u16 LastRetryRate;
588 unsigned long LastTxokCnt;
589 unsigned long LastRxokCnt;
590 u16 CurrRetryCnt;
591 unsigned long LastTxOKBytes;
592 unsigned long NumTxOkBytesTotal;
593 u8 LastFailTxRate;
594 long LastFailTxRateSS;
595 u8 FailTxRateCount;
596 u32 LastTxThroughput;
597 //for up rate
598 unsigned short bTryuping;
599 u8 CurrTxRate; //the rate before up
600 u16 CurrRetryRate;
601 u16 TryupingCount;
602 u8 TryDownCountLowData;
603 u8 TryupingCountNoData;
604
605 u8 CurrentOperaRate;
606 //by amy for rate adaptive
607 //by amy 080312}
608 // short wq_hurryup;
609 // struct workqueue_struct *workqueue;
610 struct work_struct reset_wq;
611 struct work_struct watch_dog_wq;
612 short ack_tx_to_ieee;
613
614 u8 dma_poll_stop_mask;
615
616 //u8 RegThreeWireMode;
617 u16 ShortRetryLimit;
618 u16 LongRetryLimit;
619 u16 EarlyRxThreshold;
620 u32 TransmitConfig;
621 u32 ReceiveConfig;
622 u32 IntrMask;
623
624 struct ChnlAccessSetting ChannelAccessSetting;
625 }r8180_priv;
626
627 #define MANAGE_PRIORITY 0
628 #define BK_PRIORITY 1
629 #define BE_PRIORITY 2
630 #define VI_PRIORITY 3
631 #define VO_PRIORITY 4
632 #define HI_PRIORITY 5
633 #define BEACON_PRIORITY 6
634
635 #define LOW_PRIORITY VI_PRIORITY
636 #define NORM_PRIORITY VO_PRIORITY
637 //AC2Queue mapping
638 #define AC2Q(_ac) (((_ac) == WME_AC_VO) ? VO_PRIORITY : \
639 ((_ac) == WME_AC_VI) ? VI_PRIORITY : \
640 ((_ac) == WME_AC_BK) ? BK_PRIORITY : \
641 BE_PRIORITY)
642
643 short rtl8180_tx(struct net_device *dev,u8* skbuf, int len,int priority,
644 short morefrag,short fragdesc,int rate);
645
646 u8 read_nic_byte(struct net_device *dev, int x);
647 u32 read_nic_dword(struct net_device *dev, int x);
648 u16 read_nic_word(struct net_device *dev, int x) ;
649 void write_nic_byte(struct net_device *dev, int x,u8 y);
650 void write_nic_word(struct net_device *dev, int x,u16 y);
651 void write_nic_dword(struct net_device *dev, int x,u32 y);
652 void force_pci_posting(struct net_device *dev);
653
654 void rtl8180_rtx_disable(struct net_device *);
655 void rtl8180_set_anaparam(struct net_device *dev,u32 a);
656 void rtl8185_set_anaparam2(struct net_device *dev,u32 a);
657 void rtl8180_set_hw_wep(struct net_device *dev);
658 void rtl8180_no_hw_wep(struct net_device *dev);
659 void rtl8180_update_msr(struct net_device *dev);
660 void rtl8180_beacon_tx_disable(struct net_device *dev);
661 void rtl8180_beacon_rx_disable(struct net_device *dev);
662 int rtl8180_down(struct net_device *dev);
663 int rtl8180_up(struct net_device *dev);
664 void rtl8180_commit(struct net_device *dev);
665 void rtl8180_set_chan(struct net_device *dev,short ch);
666 void write_phy(struct net_device *dev, u8 adr, u8 data);
667 void write_phy_cck(struct net_device *dev, u8 adr, u32 data);
668 void write_phy_ofdm(struct net_device *dev, u8 adr, u32 data);
669 void rtl8185_tx_antenna(struct net_device *dev, u8 ant);
670 void rtl8185_rf_pins_enable(struct net_device *dev);
671 void IPSEnter(struct net_device *dev);
672 void IPSLeave(struct net_device *dev);
673 int get_curr_tx_free_desc(struct net_device *dev, int priority);
674 void UpdateInitialGain(struct net_device *dev);
675 bool SetAntennaConfig87SE(struct net_device *dev, u8 DefaultAnt, bool bAntDiversity);
676
677 //#ifdef CONFIG_RTL8185B
678 void rtl8185b_adapter_start(struct net_device *dev);
679 void rtl8185b_rx_enable(struct net_device *dev);
680 void rtl8185b_tx_enable(struct net_device *dev);
681 void rtl8180_reset(struct net_device *dev);
682 void rtl8185b_irq_enable(struct net_device *dev);
683 void fix_rx_fifo(struct net_device *dev);
684 void fix_tx_fifo(struct net_device *dev);
685 void rtl8225z2_SetTXPowerLevel(struct net_device *dev, short ch);
686 void rtl8180_rate_adapter(struct work_struct * work);
687 //#endif
688 bool MgntActSet_RF_State(struct net_device *dev, RT_RF_POWER_STATE StateToSet, u32 ChangeSource);
689
690 #endif
Linux with added FPC-III support