include/asm-x86/mach-summit/mach_apic.h

   1 #ifndef __ASM_MACH_APIC_H
   2 #define __ASM_MACH_APIC_H
   3
   4 #include <asm/smp.h>
   5
   6 #define esr_disable (1)
   7 #define NO_BALANCE_IRQ (0)
   8
   9 /* In clustered mode, the high nibble of APIC ID is a cluster number.
  10  * The low nibble is a 4-bit bitmap. */
  11 #define XAPIC_DEST_CPUS_SHIFT   4
  12 #define XAPIC_DEST_CPUS_MASK    ((1u << XAPIC_DEST_CPUS_SHIFT) - 1)
  13 #define XAPIC_DEST_CLUSTER_MASK (XAPIC_DEST_CPUS_MASK << XAPIC_DEST_CPUS_SHIFT)
  14
  15 #define APIC_DFR_VALUE  (APIC_DFR_CLUSTER)
  16
  17 static inline cpumask_t target_cpus(void)
  18 {
  19         /* CPU_MASK_ALL (0xff) has undefined behaviour with
  20          * dest_LowestPrio mode logical clustered apic interrupt routing
  21          * Just start on cpu 0.  IRQ balancing will spread load
  22          */
  23         return cpumask_of_cpu(0);
  24 }
  25 #define TARGET_CPUS     (target_cpus())
  26
  27 #define INT_DELIVERY_MODE (dest_LowestPrio)
  28 #define INT_DEST_MODE 1     /* logical delivery broadcast to all procs */
  29
  30 static inline unsigned long check_apicid_used(physid_mask_t bitmap, int apicid)
  31 {
  32         return 0;
  33 }
  34
  35 /* we don't use the phys_cpu_present_map to indicate apicid presence */
  36 static inline unsigned long check_apicid_present(int bit)
  37 {
  38         return 1;
  39 }
  40
  41 #define apicid_cluster(apicid) ((apicid) & XAPIC_DEST_CLUSTER_MASK)
  42
  43 extern u8 cpu_2_logical_apicid[];
  44
  45 static inline void init_apic_ldr(void)
  46 {
  47         unsigned long val, id;
  48         int count = 0;
  49         u8 my_id = (u8)hard_smp_processor_id();
  50         u8 my_cluster = (u8)apicid_cluster(my_id);
  51 #ifdef CONFIG_SMP
  52         u8 lid;
  53         int i;
  54
  55         /* Create logical APIC IDs by counting CPUs already in cluster. */
  56         for (count = 0, i = NR_CPUS; --i >= 0; ) {
  57                 lid = cpu_2_logical_apicid[i];
  58                 if (lid != BAD_APICID && apicid_cluster(lid) == my_cluster)
  59                         ++count;
  60         }
  61 #endif
  62         /* We only have a 4 wide bitmap in cluster mode.  If a deranged
  63          * BIOS puts 5 CPUs in one APIC cluster, we're hosed. */
  64         BUG_ON(count >= XAPIC_DEST_CPUS_SHIFT);
  65         id = my_cluster | (1UL << count);
  66         apic_write_around(APIC_DFR, APIC_DFR_VALUE);
  67         val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
  68         val |= SET_APIC_LOGICAL_ID(id);
  69         apic_write_around(APIC_LDR, val);
  70 }
  71
  72 static inline int multi_timer_check(int apic, int irq)
  73 {
  74         return 0;
  75 }
  76
  77 static inline int apic_id_registered(void)
  78 {
  79         return 1;
  80 }
  81
  82 static inline void setup_apic_routing(void)
  83 {
  84         printk("Enabling APIC mode:  Summit.  Using %d I/O APICs\n",
  85                                                 nr_ioapics);
  86 }
  87
  88 static inline int apicid_to_node(int logical_apicid)
  89 {
  90 #ifdef CONFIG_SMP
  91         return apicid_2_node[hard_smp_processor_id()];
  92 #else
  93         return 0;
  94 #endif
  95 }
  96
  97 /* Mapping from cpu number to logical apicid */
  98 static inline int cpu_to_logical_apicid(int cpu)
  99 {
 100 #ifdef CONFIG_SMP
 101        if (cpu >= NR_CPUS)
 102                return BAD_APICID;
 103         return (int)cpu_2_logical_apicid[cpu];
 104 #else
 105         return logical_smp_processor_id();
 106 #endif
 107 }
 108
 109 static inline int cpu_present_to_apicid(int mps_cpu)
 110 {
 111         if (mps_cpu < NR_CPUS)
 112                 return (int)per_cpu(x86_bios_cpu_apicid, mps_cpu);
 113         else
 114                 return BAD_APICID;
 115 }
 116
 117 static inline physid_mask_t ioapic_phys_id_map(physid_mask_t phys_id_map)
 118 {
 119         /* For clustered we don't have a good way to do this yet - hack */
 120         return physids_promote(0x0F);
 121 }
 122
 123 static inline physid_mask_t apicid_to_cpu_present(int apicid)
 124 {
 125         return physid_mask_of_physid(0);
 126 }
 127
 128 static inline void setup_portio_remap(void)
 129 {
 130 }
 131
 132 static inline int check_phys_apicid_present(int boot_cpu_physical_apicid)
 133 {
 134         return 1;
 135 }
 136
 137 static inline void enable_apic_mode(void)
 138 {
 139 }
 140
 141 static inline unsigned int cpu_mask_to_apicid(cpumask_t cpumask)
 142 {
 143         int num_bits_set;
 144         int cpus_found = 0;
 145         int cpu;
 146         int apicid;
 147
 148         num_bits_set = cpus_weight(cpumask);
 149         /* Return id to all */
 150         if (num_bits_set == NR_CPUS)
 151                 return (int) 0xFF;
 152         /*
 153          * The cpus in the mask must all be on the apic cluster.  If are not
 154          * on the same apicid cluster return default value of TARGET_CPUS.
 155          */
 156         cpu = first_cpu(cpumask);
 157         apicid = cpu_to_logical_apicid(cpu);
 158         while (cpus_found < num_bits_set) {
 159                 if (cpu_isset(cpu, cpumask)) {
 160                         int new_apicid = cpu_to_logical_apicid(cpu);
 161                         if (apicid_cluster(apicid) !=
 162                                         apicid_cluster(new_apicid)){
 163                                 printk ("%s: Not a valid mask!\n",__FUNCTION__);
 164                                 return 0xFF;
 165                         }
 166                         apicid = apicid | new_apicid;
 167                         cpus_found++;
 168                 }
 169                 cpu++;
 170         }
 171         return apicid;
 172 }
 173
 174 /* cpuid returns the value latched in the HW at reset, not the APIC ID
 175  * register's value.  For any box whose BIOS changes APIC IDs, like
 176  * clustered APIC systems, we must use hard_smp_processor_id.
 177  *
 178  * See Intel's IA-32 SW Dev's Manual Vol2 under CPUID.
 179  */
 180 static inline u32 phys_pkg_id(u32 cpuid_apic, int index_msb)
 181 {
 182         return hard_smp_processor_id() >> index_msb;
 183 }
 184
 185 #endif /* __ASM_MACH_APIC_H */