1 Intel Service Layer Driver for Stratix10 SoC
2 ============================================
3 Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard
4 processor system (HPS) and Secure Device Manager (SDM). When the FPGA is
5 configured from HPS, there needs to be a way for HPS to notify SDM the
6 location and size of the configuration data. Then SDM will get the
7 configuration data from that location and perform the FPGA configuration.
9 To meet the whole system security needs and support virtual machine requesting
10 communication with SDM, only the secure world of software (EL3, Exception
11 Layer 3) can interface with SDM. All software entities running on other
12 exception layers must channel through the EL3 software whenever it needs
15 Intel Stratix10 service layer driver, running at privileged exception level
16 (EL1, Exception Layer 1), interfaces with the service providers and provides
17 the services for FPGA configuration, QSPI, Crypto and warm reset. Service layer
18 driver also manages secure monitor call (SMC) to communicate with secure monitor
23 The svc node has the following mandatory properties, must be located under
26 - compatible: "intel,stratix10-svc" or "intel,agilex-svc"
28 smc - Secure Monitor Call
31 phandle to the reserved memory node. See
32 Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt
43 service_reserved: svcbuffer@0 {
44 compatible = "shared-dma-pool";
45 reg = <0x0 0x0 0x0 0x1000000>;
53 compatible = "intel,stratix10-svc";
55 memory-region = <&service_reserved>;