?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
PM / sleep: Asynchronous threads for suspend_noirq
[linux/fpc-iii.git] / drivers / net / ethernet / dnet.c
blob8a79a32a5674127e58992bac133fadce0d049ef1
1 /*
2 * Dave DNET Ethernet Controller driver
3 *
4 * Copyright (C) 2008 Dave S.r.l. <www.dave.eu>
5 * Copyright (C) 2009 Ilya Yanok, Emcraft Systems Ltd, <yanok@emcraft.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11 #include <linux/io.h>
12 #include <linux/module.h>
13 #include <linux/moduleparam.h>
14 #include <linux/kernel.h>
15 #include <linux/types.h>
16 #include <linux/slab.h>
17 #include <linux/delay.h>
18 #include <linux/interrupt.h>
19 #include <linux/netdevice.h>
20 #include <linux/etherdevice.h>
21 #include <linux/dma-mapping.h>
22 #include <linux/platform_device.h>
23 #include <linux/phy.h>
24
25 #include "dnet.h"
26
27 #undef DEBUG
28
29 /* function for reading internal MAC register */
30 static u16 dnet_readw_mac(struct dnet *bp, u16 reg)
31 {
32 u16 data_read;
33
34 /* issue a read */
35 dnet_writel(bp, reg, MACREG_ADDR);
36
37 /* since a read/write op to the MAC is very slow,
38 * we must wait before reading the data */
39 ndelay(500);
40
41 /* read data read from the MAC register */
42 data_read = dnet_readl(bp, MACREG_DATA);
43
44 /* all done */
45 return data_read;
46 }
47
48 /* function for writing internal MAC register */
49 static void dnet_writew_mac(struct dnet *bp, u16 reg, u16 val)
50 {
51 /* load data to write */
52 dnet_writel(bp, val, MACREG_DATA);
53
54 /* issue a write */
55 dnet_writel(bp, reg | DNET_INTERNAL_WRITE, MACREG_ADDR);
56
57 /* since a read/write op to the MAC is very slow,
58 * we must wait before exiting */
59 ndelay(500);
60 }
61
62 static void __dnet_set_hwaddr(struct dnet *bp)
63 {
64 u16 tmp;
65
66 tmp = be16_to_cpup((__be16 *)bp->dev->dev_addr);
67 dnet_writew_mac(bp, DNET_INTERNAL_MAC_ADDR_0_REG, tmp);
68 tmp = be16_to_cpup((__be16 *)(bp->dev->dev_addr + 2));
69 dnet_writew_mac(bp, DNET_INTERNAL_MAC_ADDR_1_REG, tmp);
70 tmp = be16_to_cpup((__be16 *)(bp->dev->dev_addr + 4));
71 dnet_writew_mac(bp, DNET_INTERNAL_MAC_ADDR_2_REG, tmp);
72 }
73
74 static void dnet_get_hwaddr(struct dnet *bp)
75 {
76 u16 tmp;
77 u8 addr[6];
78
79 /*
80 * from MAC docs:
81 * "Note that the MAC address is stored in the registers in Hexadecimal
82 * form. For example, to set the MAC Address to: AC-DE-48-00-00-80
83 * would require writing 0xAC (octet 0) to address 0x0B (high byte of
84 * Mac_addr[15:0]), 0xDE (octet 1) to address 0x0A (Low byte of
85 * Mac_addr[15:0]), 0x48 (octet 2) to address 0x0D (high byte of
86 * Mac_addr[15:0]), 0x00 (octet 3) to address 0x0C (Low byte of
87 * Mac_addr[15:0]), 0x00 (octet 4) to address 0x0F (high byte of
88 * Mac_addr[15:0]), and 0x80 (octet 5) to address * 0x0E (Low byte of
89 * Mac_addr[15:0]).
90 */
91 tmp = dnet_readw_mac(bp, DNET_INTERNAL_MAC_ADDR_0_REG);
92 *((__be16 *)addr) = cpu_to_be16(tmp);
93 tmp = dnet_readw_mac(bp, DNET_INTERNAL_MAC_ADDR_1_REG);
94 *((__be16 *)(addr + 2)) = cpu_to_be16(tmp);
95 tmp = dnet_readw_mac(bp, DNET_INTERNAL_MAC_ADDR_2_REG);
96 *((__be16 *)(addr + 4)) = cpu_to_be16(tmp);
97
98 if (is_valid_ether_addr(addr))
99 memcpy(bp->dev->dev_addr, addr, sizeof(addr));
100 }
101
102 static int dnet_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
103 {
104 struct dnet *bp = bus->priv;
105 u16 value;
106
107 while (!(dnet_readw_mac(bp, DNET_INTERNAL_GMII_MNG_CTL_REG)
108 & DNET_INTERNAL_GMII_MNG_CMD_FIN))
109 cpu_relax();
110
111 /* only 5 bits allowed for phy-addr and reg_offset */
112 mii_id &= 0x1f;
113 regnum &= 0x1f;
114
115 /* prepare reg_value for a read */
116 value = (mii_id << 8);
117 value |= regnum;
118
119 /* write control word */
120 dnet_writew_mac(bp, DNET_INTERNAL_GMII_MNG_CTL_REG, value);
121
122 /* wait for end of transfer */
123 while (!(dnet_readw_mac(bp, DNET_INTERNAL_GMII_MNG_CTL_REG)
124 & DNET_INTERNAL_GMII_MNG_CMD_FIN))
125 cpu_relax();
126
127 value = dnet_readw_mac(bp, DNET_INTERNAL_GMII_MNG_DAT_REG);
128
129 pr_debug("mdio_read %02x:%02x <- %04x\n", mii_id, regnum, value);
130
131 return value;
132 }
133
134 static int dnet_mdio_write(struct mii_bus *bus, int mii_id, int regnum,
135 u16 value)
136 {
137 struct dnet *bp = bus->priv;
138 u16 tmp;
139
140 pr_debug("mdio_write %02x:%02x <- %04x\n", mii_id, regnum, value);
141
142 while (!(dnet_readw_mac(bp, DNET_INTERNAL_GMII_MNG_CTL_REG)
143 & DNET_INTERNAL_GMII_MNG_CMD_FIN))
144 cpu_relax();
145
146 /* prepare for a write operation */
147 tmp = (1 << 13);
148
149 /* only 5 bits allowed for phy-addr and reg_offset */
150 mii_id &= 0x1f;
151 regnum &= 0x1f;
152
153 /* only 16 bits on data */
154 value &= 0xffff;
155
156 /* prepare reg_value for a write */
157 tmp |= (mii_id << 8);
158 tmp |= regnum;
159
160 /* write data to write first */
161 dnet_writew_mac(bp, DNET_INTERNAL_GMII_MNG_DAT_REG, value);
162
163 /* write control word */
164 dnet_writew_mac(bp, DNET_INTERNAL_GMII_MNG_CTL_REG, tmp);
165
166 while (!(dnet_readw_mac(bp, DNET_INTERNAL_GMII_MNG_CTL_REG)
167 & DNET_INTERNAL_GMII_MNG_CMD_FIN))
168 cpu_relax();
169
170 return 0;
171 }
172
173 static int dnet_mdio_reset(struct mii_bus *bus)
174 {
175 return 0;
176 }
177
178 static void dnet_handle_link_change(struct net_device *dev)
179 {
180 struct dnet *bp = netdev_priv(dev);
181 struct phy_device *phydev = bp->phy_dev;
182 unsigned long flags;
183 u32 mode_reg, ctl_reg;
184
185 int status_change = 0;
186
187 spin_lock_irqsave(&bp->lock, flags);
188
189 mode_reg = dnet_readw_mac(bp, DNET_INTERNAL_MODE_REG);
190 ctl_reg = dnet_readw_mac(bp, DNET_INTERNAL_RXTX_CONTROL_REG);
191
192 if (phydev->link) {
193 if (bp->duplex != phydev->duplex) {
194 if (phydev->duplex)
195 ctl_reg &=
196 ~(DNET_INTERNAL_RXTX_CONTROL_ENABLEHALFDUP);
197 else
198 ctl_reg |=
199 DNET_INTERNAL_RXTX_CONTROL_ENABLEHALFDUP;
200
201 bp->duplex = phydev->duplex;
202 status_change = 1;
203 }
204
205 if (bp->speed != phydev->speed) {
206 status_change = 1;
207 switch (phydev->speed) {
208 case 1000:
209 mode_reg |= DNET_INTERNAL_MODE_GBITEN;
210 break;
211 case 100:
212 case 10:
213 mode_reg &= ~DNET_INTERNAL_MODE_GBITEN;
214 break;
215 default:
216 printk(KERN_WARNING
217 "%s: Ack! Speed (%d) is not "
218 "10/100/1000!\n", dev->name,
219 phydev->speed);
220 break;
221 }
222 bp->speed = phydev->speed;
223 }
224 }
225
226 if (phydev->link != bp->link) {
227 if (phydev->link) {
228 mode_reg |=
229 (DNET_INTERNAL_MODE_RXEN | DNET_INTERNAL_MODE_TXEN);
230 } else {
231 mode_reg &=
232 ~(DNET_INTERNAL_MODE_RXEN |
233 DNET_INTERNAL_MODE_TXEN);
234 bp->speed = 0;
235 bp->duplex = -1;
236 }
237 bp->link = phydev->link;
238
239 status_change = 1;
240 }
241
242 if (status_change) {
243 dnet_writew_mac(bp, DNET_INTERNAL_RXTX_CONTROL_REG, ctl_reg);
244 dnet_writew_mac(bp, DNET_INTERNAL_MODE_REG, mode_reg);
245 }
246
247 spin_unlock_irqrestore(&bp->lock, flags);
248
249 if (status_change) {
250 if (phydev->link)
251 printk(KERN_INFO "%s: link up (%d/%s)\n",
252 dev->name, phydev->speed,
253 DUPLEX_FULL == phydev->duplex ? "Full" : "Half");
254 else
255 printk(KERN_INFO "%s: link down\n", dev->name);
256 }
257 }
258
259 static int dnet_mii_probe(struct net_device *dev)
260 {
261 struct dnet *bp = netdev_priv(dev);
262 struct phy_device *phydev = NULL;
263 int phy_addr;
264
265 /* find the first phy */
266 for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++) {
267 if (bp->mii_bus->phy_map[phy_addr]) {
268 phydev = bp->mii_bus->phy_map[phy_addr];
269 break;
270 }
271 }
272
273 if (!phydev) {
274 printk(KERN_ERR "%s: no PHY found\n", dev->name);
275 return -ENODEV;
276 }
277
278 /* TODO : add pin_irq */
279
280 /* attach the mac to the phy */
281 if (bp->capabilities & DNET_HAS_RMII) {
282 phydev = phy_connect(dev, dev_name(&phydev->dev),
283 &dnet_handle_link_change,
284 PHY_INTERFACE_MODE_RMII);
285 } else {
286 phydev = phy_connect(dev, dev_name(&phydev->dev),
287 &dnet_handle_link_change,
288 PHY_INTERFACE_MODE_MII);
289 }
290
291 if (IS_ERR(phydev)) {
292 printk(KERN_ERR "%s: Could not attach to PHY\n", dev->name);
293 return PTR_ERR(phydev);
294 }
295
296 /* mask with MAC supported features */
297 if (bp->capabilities & DNET_HAS_GIGABIT)
298 phydev->supported &= PHY_GBIT_FEATURES;
299 else
300 phydev->supported &= PHY_BASIC_FEATURES;
301
302 phydev->supported |= SUPPORTED_Asym_Pause | SUPPORTED_Pause;
303
304 phydev->advertising = phydev->supported;
305
306 bp->link = 0;
307 bp->speed = 0;
308 bp->duplex = -1;
309 bp->phy_dev = phydev;
310
311 return 0;
312 }
313
314 static int dnet_mii_init(struct dnet *bp)
315 {
316 int err, i;
317
318 bp->mii_bus = mdiobus_alloc();
319 if (bp->mii_bus == NULL)
320 return -ENOMEM;
321
322 bp->mii_bus->name = "dnet_mii_bus";
323 bp->mii_bus->read = &dnet_mdio_read;
324 bp->mii_bus->write = &dnet_mdio_write;
325 bp->mii_bus->reset = &dnet_mdio_reset;
326
327 snprintf(bp->mii_bus->id, MII_BUS_ID_SIZE, "%s-%x",
328 bp->pdev->name, bp->pdev->id);
329
330 bp->mii_bus->priv = bp;
331
332 bp->mii_bus->irq = kmalloc(sizeof(int) * PHY_MAX_ADDR, GFP_KERNEL);
333 if (!bp->mii_bus->irq) {
334 err = -ENOMEM;
335 goto err_out;
336 }
337
338 for (i = 0; i < PHY_MAX_ADDR; i++)
339 bp->mii_bus->irq[i] = PHY_POLL;
340
341 if (mdiobus_register(bp->mii_bus)) {
342 err = -ENXIO;
343 goto err_out_free_mdio_irq;
344 }
345
346 if (dnet_mii_probe(bp->dev) != 0) {
347 err = -ENXIO;
348 goto err_out_unregister_bus;
349 }
350
351 return 0;
352
353 err_out_unregister_bus:
354 mdiobus_unregister(bp->mii_bus);
355 err_out_free_mdio_irq:
356 kfree(bp->mii_bus->irq);
357 err_out:
358 mdiobus_free(bp->mii_bus);
359 return err;
360 }
361
362 /* For Neptune board: LINK1000 as Link LED and TX as activity LED */
363 static int dnet_phy_marvell_fixup(struct phy_device *phydev)
364 {
365 return phy_write(phydev, 0x18, 0x4148);
366 }
367
368 static void dnet_update_stats(struct dnet *bp)
369 {
370 u32 __iomem *reg = bp->regs + DNET_RX_PKT_IGNR_CNT;
371 u32 *p = &bp->hw_stats.rx_pkt_ignr;
372 u32 *end = &bp->hw_stats.rx_byte + 1;
373
374 WARN_ON((unsigned long)(end - p - 1) !=
375 (DNET_RX_BYTE_CNT - DNET_RX_PKT_IGNR_CNT) / 4);
376
377 for (; p < end; p++, reg++)
378 *p += readl(reg);
379
380 reg = bp->regs + DNET_TX_UNICAST_CNT;
381 p = &bp->hw_stats.tx_unicast;
382 end = &bp->hw_stats.tx_byte + 1;
383
384 WARN_ON((unsigned long)(end - p - 1) !=
385 (DNET_TX_BYTE_CNT - DNET_TX_UNICAST_CNT) / 4);
386
387 for (; p < end; p++, reg++)
388 *p += readl(reg);
389 }
390
391 static int dnet_poll(struct napi_struct *napi, int budget)
392 {
393 struct dnet *bp = container_of(napi, struct dnet, napi);
394 struct net_device *dev = bp->dev;
395 int npackets = 0;
396 unsigned int pkt_len;
397 struct sk_buff *skb;
398 unsigned int *data_ptr;
399 u32 int_enable;
400 u32 cmd_word;
401 int i;
402
403 while (npackets < budget) {
404 /*
405 * break out of while loop if there are no more
406 * packets waiting
407 */
408 if (!(dnet_readl(bp, RX_FIFO_WCNT) >> 16)) {
409 napi_complete(napi);
410 int_enable = dnet_readl(bp, INTR_ENB);
411 int_enable |= DNET_INTR_SRC_RX_CMDFIFOAF;
412 dnet_writel(bp, int_enable, INTR_ENB);
413 return 0;
414 }
415
416 cmd_word = dnet_readl(bp, RX_LEN_FIFO);
417 pkt_len = cmd_word & 0xFFFF;
418
419 if (cmd_word & 0xDF180000)
420 printk(KERN_ERR "%s packet receive error %x\n",
421 __func__, cmd_word);
422
423 skb = netdev_alloc_skb(dev, pkt_len + 5);
424 if (skb != NULL) {
425 /* Align IP on 16 byte boundaries */
426 skb_reserve(skb, 2);
427 /*
428 * 'skb_put()' points to the start of sk_buff
429 * data area.
430 */
431 data_ptr = (unsigned int *)skb_put(skb, pkt_len);
432 for (i = 0; i < (pkt_len + 3) >> 2; i++)
433 *data_ptr++ = dnet_readl(bp, RX_DATA_FIFO);
434 skb->protocol = eth_type_trans(skb, dev);
435 netif_receive_skb(skb);
436 npackets++;
437 } else
438 printk(KERN_NOTICE
439 "%s: No memory to allocate a sk_buff of "
440 "size %u.\n", dev->name, pkt_len);
441 }
442
443 budget -= npackets;
444
445 if (npackets < budget) {
446 /* We processed all packets available. Tell NAPI it can
447 * stop polling then re-enable rx interrupts */
448 napi_complete(napi);
449 int_enable = dnet_readl(bp, INTR_ENB);
450 int_enable |= DNET_INTR_SRC_RX_CMDFIFOAF;
451 dnet_writel(bp, int_enable, INTR_ENB);
452 return 0;
453 }
454
455 /* There are still packets waiting */
456 return 1;
457 }
458
459 static irqreturn_t dnet_interrupt(int irq, void *dev_id)
460 {
461 struct net_device *dev = dev_id;
462 struct dnet *bp = netdev_priv(dev);
463 u32 int_src, int_enable, int_current;
464 unsigned long flags;
465 unsigned int handled = 0;
466
467 spin_lock_irqsave(&bp->lock, flags);
468
469 /* read and clear the DNET irq (clear on read) */
470 int_src = dnet_readl(bp, INTR_SRC);
471 int_enable = dnet_readl(bp, INTR_ENB);
472 int_current = int_src & int_enable;
473
474 /* restart the queue if we had stopped it for TX fifo almost full */
475 if (int_current & DNET_INTR_SRC_TX_FIFOAE) {
476 int_enable = dnet_readl(bp, INTR_ENB);
477 int_enable &= ~DNET_INTR_ENB_TX_FIFOAE;
478 dnet_writel(bp, int_enable, INTR_ENB);
479 netif_wake_queue(dev);
480 handled = 1;
481 }
482
483 /* RX FIFO error checking */
484 if (int_current &
485 (DNET_INTR_SRC_RX_CMDFIFOFF | DNET_INTR_SRC_RX_DATAFIFOFF)) {
486 printk(KERN_ERR "%s: RX fifo error %x, irq %x\n", __func__,
487 dnet_readl(bp, RX_STATUS), int_current);
488 /* we can only flush the RX FIFOs */
489 dnet_writel(bp, DNET_SYS_CTL_RXFIFOFLUSH, SYS_CTL);
490 ndelay(500);
491 dnet_writel(bp, 0, SYS_CTL);
492 handled = 1;
493 }
494
495 /* TX FIFO error checking */
496 if (int_current &
497 (DNET_INTR_SRC_TX_FIFOFULL | DNET_INTR_SRC_TX_DISCFRM)) {
498 printk(KERN_ERR "%s: TX fifo error %x, irq %x\n", __func__,
499 dnet_readl(bp, TX_STATUS), int_current);
500 /* we can only flush the TX FIFOs */
501 dnet_writel(bp, DNET_SYS_CTL_TXFIFOFLUSH, SYS_CTL);
502 ndelay(500);
503 dnet_writel(bp, 0, SYS_CTL);
504 handled = 1;
505 }
506
507 if (int_current & DNET_INTR_SRC_RX_CMDFIFOAF) {
508 if (napi_schedule_prep(&bp->napi)) {
509 /*
510 * There's no point taking any more interrupts
511 * until we have processed the buffers
512 */
513 /* Disable Rx interrupts and schedule NAPI poll */
514 int_enable = dnet_readl(bp, INTR_ENB);
515 int_enable &= ~DNET_INTR_SRC_RX_CMDFIFOAF;
516 dnet_writel(bp, int_enable, INTR_ENB);
517 __napi_schedule(&bp->napi);
518 }
519 handled = 1;
520 }
521
522 if (!handled)
523 pr_debug("%s: irq %x remains\n", __func__, int_current);
524
525 spin_unlock_irqrestore(&bp->lock, flags);
526
527 return IRQ_RETVAL(handled);
528 }
529
530 #ifdef DEBUG
531 static inline void dnet_print_skb(struct sk_buff *skb)
532 {
533 int k;
534 printk(KERN_DEBUG PFX "data:");
535 for (k = 0; k < skb->len; k++)
536 printk(" %02x", (unsigned int)skb->data[k]);
537 printk("\n");
538 }
539 #else
540 #define dnet_print_skb(skb) do {} while (0)
541 #endif
542
543 static netdev_tx_t dnet_start_xmit(struct sk_buff *skb, struct net_device *dev)
544 {
545
546 struct dnet *bp = netdev_priv(dev);
547 u32 tx_status, irq_enable;
548 unsigned int len, i, tx_cmd, wrsz;
549 unsigned long flags;
550 unsigned int *bufp;
551
552 tx_status = dnet_readl(bp, TX_STATUS);
553
554 pr_debug("start_xmit: len %u head %p data %p\n",
555 skb->len, skb->head, skb->data);
556 dnet_print_skb(skb);
557
558 /* frame size (words) */
559 len = (skb->len + 3) >> 2;
560
561 spin_lock_irqsave(&bp->lock, flags);
562
563 tx_status = dnet_readl(bp, TX_STATUS);
564
565 bufp = (unsigned int *)(((unsigned long) skb->data) & ~0x3UL);
566 wrsz = (u32) skb->len + 3;
567 wrsz += ((unsigned long) skb->data) & 0x3;
568 wrsz >>= 2;
569 tx_cmd = ((((unsigned long)(skb->data)) & 0x03) << 16) | (u32) skb->len;
570
571 /* check if there is enough room for the current frame */
572 if (wrsz < (DNET_FIFO_SIZE - dnet_readl(bp, TX_FIFO_WCNT))) {
573 for (i = 0; i < wrsz; i++)
574 dnet_writel(bp, *bufp++, TX_DATA_FIFO);
575
576 /*
577 * inform MAC that a packet's written and ready to be
578 * shipped out
579 */
580 dnet_writel(bp, tx_cmd, TX_LEN_FIFO);
581 }
582
583 if (dnet_readl(bp, TX_FIFO_WCNT) > DNET_FIFO_TX_DATA_AF_TH) {
584 netif_stop_queue(dev);
585 tx_status = dnet_readl(bp, INTR_SRC);
586 irq_enable = dnet_readl(bp, INTR_ENB);
587 irq_enable |= DNET_INTR_ENB_TX_FIFOAE;
588 dnet_writel(bp, irq_enable, INTR_ENB);
589 }
590
591 skb_tx_timestamp(skb);
592
593 /* free the buffer */
594 dev_kfree_skb(skb);
595
596 spin_unlock_irqrestore(&bp->lock, flags);
597
598 return NETDEV_TX_OK;
599 }
600
601 static void dnet_reset_hw(struct dnet *bp)
602 {
603 /* put ts_mac in IDLE state i.e. disable rx/tx */
604 dnet_writew_mac(bp, DNET_INTERNAL_MODE_REG, DNET_INTERNAL_MODE_FCEN);
605
606 /*
607 * RX FIFO almost full threshold: only cmd FIFO almost full is
608 * implemented for RX side
609 */
610 dnet_writel(bp, DNET_FIFO_RX_CMD_AF_TH, RX_FIFO_TH);
611 /*
612 * TX FIFO almost empty threshold: only data FIFO almost empty
613 * is implemented for TX side
614 */
615 dnet_writel(bp, DNET_FIFO_TX_DATA_AE_TH, TX_FIFO_TH);
616
617 /* flush rx/tx fifos */
618 dnet_writel(bp, DNET_SYS_CTL_RXFIFOFLUSH | DNET_SYS_CTL_TXFIFOFLUSH,
619 SYS_CTL);
620 msleep(1);
621 dnet_writel(bp, 0, SYS_CTL);
622 }
623
624 static void dnet_init_hw(struct dnet *bp)
625 {
626 u32 config;
627
628 dnet_reset_hw(bp);
629 __dnet_set_hwaddr(bp);
630
631 config = dnet_readw_mac(bp, DNET_INTERNAL_RXTX_CONTROL_REG);
632
633 if (bp->dev->flags & IFF_PROMISC)
634 /* Copy All Frames */
635 config |= DNET_INTERNAL_RXTX_CONTROL_ENPROMISC;
636 if (!(bp->dev->flags & IFF_BROADCAST))
637 /* No BroadCast */
638 config |= DNET_INTERNAL_RXTX_CONTROL_RXMULTICAST;
639
640 config |= DNET_INTERNAL_RXTX_CONTROL_RXPAUSE |
641 DNET_INTERNAL_RXTX_CONTROL_RXBROADCAST |
642 DNET_INTERNAL_RXTX_CONTROL_DROPCONTROL |
643 DNET_INTERNAL_RXTX_CONTROL_DISCFXFCS;
644
645 dnet_writew_mac(bp, DNET_INTERNAL_RXTX_CONTROL_REG, config);
646
647 /* clear irq before enabling them */
648 config = dnet_readl(bp, INTR_SRC);
649
650 /* enable RX/TX interrupt, recv packet ready interrupt */
651 dnet_writel(bp, DNET_INTR_ENB_GLOBAL_ENABLE | DNET_INTR_ENB_RX_SUMMARY |
652 DNET_INTR_ENB_TX_SUMMARY | DNET_INTR_ENB_RX_FIFOERR |
653 DNET_INTR_ENB_RX_ERROR | DNET_INTR_ENB_RX_FIFOFULL |
654 DNET_INTR_ENB_TX_FIFOFULL | DNET_INTR_ENB_TX_DISCFRM |
655 DNET_INTR_ENB_RX_PKTRDY, INTR_ENB);
656 }
657
658 static int dnet_open(struct net_device *dev)
659 {
660 struct dnet *bp = netdev_priv(dev);
661
662 /* if the phy is not yet register, retry later */
663 if (!bp->phy_dev)
664 return -EAGAIN;
665
666 napi_enable(&bp->napi);
667 dnet_init_hw(bp);
668
669 phy_start_aneg(bp->phy_dev);
670
671 /* schedule a link state check */
672 phy_start(bp->phy_dev);
673
674 netif_start_queue(dev);
675
676 return 0;
677 }
678
679 static int dnet_close(struct net_device *dev)
680 {
681 struct dnet *bp = netdev_priv(dev);
682
683 netif_stop_queue(dev);
684 napi_disable(&bp->napi);
685
686 if (bp->phy_dev)
687 phy_stop(bp->phy_dev);
688
689 dnet_reset_hw(bp);
690 netif_carrier_off(dev);
691
692 return 0;
693 }
694
695 static inline void dnet_print_pretty_hwstats(struct dnet_stats *hwstat)
696 {
697 pr_debug("%s\n", __func__);
698 pr_debug("----------------------------- RX statistics "
699 "-------------------------------\n");
700 pr_debug("RX_PKT_IGNR_CNT %-8x\n", hwstat->rx_pkt_ignr);
701 pr_debug("RX_LEN_CHK_ERR_CNT %-8x\n", hwstat->rx_len_chk_err);
702 pr_debug("RX_LNG_FRM_CNT %-8x\n", hwstat->rx_lng_frm);
703 pr_debug("RX_SHRT_FRM_CNT %-8x\n", hwstat->rx_shrt_frm);
704 pr_debug("RX_IPG_VIOL_CNT %-8x\n", hwstat->rx_ipg_viol);
705 pr_debug("RX_CRC_ERR_CNT %-8x\n", hwstat->rx_crc_err);
706 pr_debug("RX_OK_PKT_CNT %-8x\n", hwstat->rx_ok_pkt);
707 pr_debug("RX_CTL_FRM_CNT %-8x\n", hwstat->rx_ctl_frm);
708 pr_debug("RX_PAUSE_FRM_CNT %-8x\n", hwstat->rx_pause_frm);
709 pr_debug("RX_MULTICAST_CNT %-8x\n", hwstat->rx_multicast);
710 pr_debug("RX_BROADCAST_CNT %-8x\n", hwstat->rx_broadcast);
711 pr_debug("RX_VLAN_TAG_CNT %-8x\n", hwstat->rx_vlan_tag);
712 pr_debug("RX_PRE_SHRINK_CNT %-8x\n", hwstat->rx_pre_shrink);
713 pr_debug("RX_DRIB_NIB_CNT %-8x\n", hwstat->rx_drib_nib);
714 pr_debug("RX_UNSUP_OPCD_CNT %-8x\n", hwstat->rx_unsup_opcd);
715 pr_debug("RX_BYTE_CNT %-8x\n", hwstat->rx_byte);
716 pr_debug("----------------------------- TX statistics "
717 "-------------------------------\n");
718 pr_debug("TX_UNICAST_CNT %-8x\n", hwstat->tx_unicast);
719 pr_debug("TX_PAUSE_FRM_CNT %-8x\n", hwstat->tx_pause_frm);
720 pr_debug("TX_MULTICAST_CNT %-8x\n", hwstat->tx_multicast);
721 pr_debug("TX_BRDCAST_CNT %-8x\n", hwstat->tx_brdcast);
722 pr_debug("TX_VLAN_TAG_CNT %-8x\n", hwstat->tx_vlan_tag);
723 pr_debug("TX_BAD_FCS_CNT %-8x\n", hwstat->tx_bad_fcs);
724 pr_debug("TX_JUMBO_CNT %-8x\n", hwstat->tx_jumbo);
725 pr_debug("TX_BYTE_CNT %-8x\n", hwstat->tx_byte);
726 }
727
728 static struct net_device_stats *dnet_get_stats(struct net_device *dev)
729 {
730
731 struct dnet *bp = netdev_priv(dev);
732 struct net_device_stats *nstat = &dev->stats;
733 struct dnet_stats *hwstat = &bp->hw_stats;
734
735 /* read stats from hardware */
736 dnet_update_stats(bp);
737
738 /* Convert HW stats into netdevice stats */
739 nstat->rx_errors = (hwstat->rx_len_chk_err +
740 hwstat->rx_lng_frm + hwstat->rx_shrt_frm +
741 /* ignore IGP violation error
742 hwstat->rx_ipg_viol + */
743 hwstat->rx_crc_err +
744 hwstat->rx_pre_shrink +
745 hwstat->rx_drib_nib + hwstat->rx_unsup_opcd);
746 nstat->tx_errors = hwstat->tx_bad_fcs;
747 nstat->rx_length_errors = (hwstat->rx_len_chk_err +
748 hwstat->rx_lng_frm +
749 hwstat->rx_shrt_frm + hwstat->rx_pre_shrink);
750 nstat->rx_crc_errors = hwstat->rx_crc_err;
751 nstat->rx_frame_errors = hwstat->rx_pre_shrink + hwstat->rx_drib_nib;
752 nstat->rx_packets = hwstat->rx_ok_pkt;
753 nstat->tx_packets = (hwstat->tx_unicast +
754 hwstat->tx_multicast + hwstat->tx_brdcast);
755 nstat->rx_bytes = hwstat->rx_byte;
756 nstat->tx_bytes = hwstat->tx_byte;
757 nstat->multicast = hwstat->rx_multicast;
758 nstat->rx_missed_errors = hwstat->rx_pkt_ignr;
759
760 dnet_print_pretty_hwstats(hwstat);
761
762 return nstat;
763 }
764
765 static int dnet_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
766 {
767 struct dnet *bp = netdev_priv(dev);
768 struct phy_device *phydev = bp->phy_dev;
769
770 if (!phydev)
771 return -ENODEV;
772
773 return phy_ethtool_gset(phydev, cmd);
774 }
775
776 static int dnet_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
777 {
778 struct dnet *bp = netdev_priv(dev);
779 struct phy_device *phydev = bp->phy_dev;
780
781 if (!phydev)
782 return -ENODEV;
783
784 return phy_ethtool_sset(phydev, cmd);
785 }
786
787 static int dnet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
788 {
789 struct dnet *bp = netdev_priv(dev);
790 struct phy_device *phydev = bp->phy_dev;
791
792 if (!netif_running(dev))
793 return -EINVAL;
794
795 if (!phydev)
796 return -ENODEV;
797
798 return phy_mii_ioctl(phydev, rq, cmd);
799 }
800
801 static void dnet_get_drvinfo(struct net_device *dev,
802 struct ethtool_drvinfo *info)
803 {
804 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
805 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
806 strlcpy(info->bus_info, "0", sizeof(info->bus_info));
807 }
808
809 static const struct ethtool_ops dnet_ethtool_ops = {
810 .get_settings = dnet_get_settings,
811 .set_settings = dnet_set_settings,
812 .get_drvinfo = dnet_get_drvinfo,
813 .get_link = ethtool_op_get_link,
814 .get_ts_info = ethtool_op_get_ts_info,
815 };
816
817 static const struct net_device_ops dnet_netdev_ops = {
818 .ndo_open = dnet_open,
819 .ndo_stop = dnet_close,
820 .ndo_get_stats = dnet_get_stats,
821 .ndo_start_xmit = dnet_start_xmit,
822 .ndo_do_ioctl = dnet_ioctl,
823 .ndo_set_mac_address = eth_mac_addr,
824 .ndo_validate_addr = eth_validate_addr,
825 .ndo_change_mtu = eth_change_mtu,
826 };
827
828 static int dnet_probe(struct platform_device *pdev)
829 {
830 struct resource *res;
831 struct net_device *dev;
832 struct dnet *bp;
833 struct phy_device *phydev;
834 int err = -ENXIO;
835 unsigned int mem_base, mem_size, irq;
836
837 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
838 if (!res) {
839 dev_err(&pdev->dev, "no mmio resource defined\n");
840 goto err_out;
841 }
842 mem_base = res->start;
843 mem_size = resource_size(res);
844 irq = platform_get_irq(pdev, 0);
845
846 if (!request_mem_region(mem_base, mem_size, DRV_NAME)) {
847 dev_err(&pdev->dev, "no memory region available\n");
848 err = -EBUSY;
849 goto err_out;
850 }
851
852 err = -ENOMEM;
853 dev = alloc_etherdev(sizeof(*bp));
854 if (!dev)
855 goto err_out_release_mem;
856
857 /* TODO: Actually, we have some interesting features... */
858 dev->features |= 0;
859
860 bp = netdev_priv(dev);
861 bp->dev = dev;
862
863 platform_set_drvdata(pdev, dev);
864 SET_NETDEV_DEV(dev, &pdev->dev);
865
866 spin_lock_init(&bp->lock);
867
868 bp->regs = ioremap(mem_base, mem_size);
869 if (!bp->regs) {
870 dev_err(&pdev->dev, "failed to map registers, aborting.\n");
871 err = -ENOMEM;
872 goto err_out_free_dev;
873 }
874
875 dev->irq = irq;
876 err = request_irq(dev->irq, dnet_interrupt, 0, DRV_NAME, dev);
877 if (err) {
878 dev_err(&pdev->dev, "Unable to request IRQ %d (error %d)\n",
879 irq, err);
880 goto err_out_iounmap;
881 }
882
883 dev->netdev_ops = &dnet_netdev_ops;
884 netif_napi_add(dev, &bp->napi, dnet_poll, 64);
885 dev->ethtool_ops = &dnet_ethtool_ops;
886
887 dev->base_addr = (unsigned long)bp->regs;
888
889 bp->capabilities = dnet_readl(bp, VERCAPS) & DNET_CAPS_MASK;
890
891 dnet_get_hwaddr(bp);
892
893 if (!is_valid_ether_addr(dev->dev_addr)) {
894 /* choose a random ethernet address */
895 eth_hw_addr_random(dev);
896 __dnet_set_hwaddr(bp);
897 }
898
899 err = register_netdev(dev);
900 if (err) {
901 dev_err(&pdev->dev, "Cannot register net device, aborting.\n");
902 goto err_out_free_irq;
903 }
904
905 /* register the PHY board fixup (for Marvell 88E1111) */
906 err = phy_register_fixup_for_uid(0x01410cc0, 0xfffffff0,
907 dnet_phy_marvell_fixup);
908 /* we can live without it, so just issue a warning */
909 if (err)
910 dev_warn(&pdev->dev, "Cannot register PHY board fixup.\n");
911
912 err = dnet_mii_init(bp);
913 if (err)
914 goto err_out_unregister_netdev;
915
916 dev_info(&pdev->dev, "Dave DNET at 0x%p (0x%08x) irq %d %pM\n",
917 bp->regs, mem_base, dev->irq, dev->dev_addr);
918 dev_info(&pdev->dev, "has %smdio, %sirq, %sgigabit, %sdma\n",
919 (bp->capabilities & DNET_HAS_MDIO) ? "" : "no ",
920 (bp->capabilities & DNET_HAS_IRQ) ? "" : "no ",
921 (bp->capabilities & DNET_HAS_GIGABIT) ? "" : "no ",
922 (bp->capabilities & DNET_HAS_DMA) ? "" : "no ");
923 phydev = bp->phy_dev;
924 dev_info(&pdev->dev, "attached PHY driver [%s] "
925 "(mii_bus:phy_addr=%s, irq=%d)\n",
926 phydev->drv->name, dev_name(&phydev->dev), phydev->irq);
927
928 return 0;
929
930 err_out_unregister_netdev:
931 unregister_netdev(dev);
932 err_out_free_irq:
933 free_irq(dev->irq, dev);
934 err_out_iounmap:
935 iounmap(bp->regs);
936 err_out_free_dev:
937 free_netdev(dev);
938 err_out_release_mem:
939 release_mem_region(mem_base, mem_size);
940 err_out:
941 return err;
942 }
943
944 static int dnet_remove(struct platform_device *pdev)
945 {
946
947 struct net_device *dev;
948 struct dnet *bp;
949
950 dev = platform_get_drvdata(pdev);
951
952 if (dev) {
953 bp = netdev_priv(dev);
954 if (bp->phy_dev)
955 phy_disconnect(bp->phy_dev);
956 mdiobus_unregister(bp->mii_bus);
957 kfree(bp->mii_bus->irq);
958 mdiobus_free(bp->mii_bus);
959 unregister_netdev(dev);
960 free_irq(dev->irq, dev);
961 iounmap(bp->regs);
962 free_netdev(dev);
963 }
964
965 return 0;
966 }
967
968 static struct platform_driver dnet_driver = {
969 .probe = dnet_probe,
970 .remove = dnet_remove,
971 .driver = {
972 .name = "dnet",
973 },
974 };
975
976 module_platform_driver(dnet_driver);
977
978 MODULE_LICENSE("GPL");
979 MODULE_DESCRIPTION("Dave DNET Ethernet driver");
980 MODULE_AUTHOR("Ilya Yanok <yanok@emcraft.com>, "
981 "Matteo Vit <matteo.vit@dave.eu>");
Linux with added FPC-III support