1 /*******************************************************************************
3 * Module Name: rsirq - IRQ resource descriptors
5 ******************************************************************************/
8 * Copyright (C) 2000 - 2015, Intel Corp.
11 * Redistribution and use in source and binary forms, with or without
12 * modification, are permitted provided that the following conditions
14 * 1. Redistributions of source code must retain the above copyright
15 * notice, this list of conditions, and the following disclaimer,
16 * without modification.
17 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
18 * substantially similar to the "NO WARRANTY" disclaimer below
19 * ("Disclaimer") and any redistribution must be conditioned upon
20 * including a substantially similar Disclaimer requirement for further
21 * binary redistribution.
22 * 3. Neither the names of the above-listed copyright holders nor the names
23 * of any contributors may be used to endorse or promote products derived
24 * from this software without specific prior written permission.
26 * Alternatively, this software may be distributed under the terms of the
27 * GNU General Public License ("GPL") version 2 as published by the Free
28 * Software Foundation.
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
32 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
33 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
34 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
35 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
36 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
37 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
38 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
39 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
40 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
41 * POSSIBILITY OF SUCH DAMAGES.
44 #include <acpi/acpi.h>
48 #define _COMPONENT ACPI_RESOURCES
49 ACPI_MODULE_NAME("rsirq")
51 /*******************************************************************************
55 ******************************************************************************/
56 struct acpi_rsconvert_info acpi_rs_get_irq
[9] = {
57 {ACPI_RSC_INITGET
, ACPI_RESOURCE_TYPE_IRQ
,
58 ACPI_RS_SIZE(struct acpi_resource_irq
),
59 ACPI_RSC_TABLE_SIZE(acpi_rs_get_irq
)},
61 /* Get the IRQ mask (bytes 1:2) */
63 {ACPI_RSC_BITMASK16
, ACPI_RS_OFFSET(data
.irq
.interrupts
[0]),
64 AML_OFFSET(irq
.irq_mask
),
65 ACPI_RS_OFFSET(data
.irq
.interrupt_count
)},
67 /* Set default flags (others are zero) */
69 {ACPI_RSC_SET8
, ACPI_RS_OFFSET(data
.irq
.triggering
),
73 /* Get the descriptor length (2 or 3 for IRQ descriptor) */
75 {ACPI_RSC_2BITFLAG
, ACPI_RS_OFFSET(data
.irq
.descriptor_length
),
76 AML_OFFSET(irq
.descriptor_type
),
79 /* All done if no flag byte present in descriptor */
81 {ACPI_RSC_EXIT_NE
, ACPI_RSC_COMPARE_AML_LENGTH
, 0, 3},
83 /* Get flags: Triggering[0], Polarity[3], Sharing[4], Wake[5] */
85 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.triggering
),
86 AML_OFFSET(irq
.flags
),
89 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.polarity
),
90 AML_OFFSET(irq
.flags
),
93 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.sharable
),
94 AML_OFFSET(irq
.flags
),
97 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.wake_capable
),
98 AML_OFFSET(irq
.flags
),
102 /*******************************************************************************
106 ******************************************************************************/
108 struct acpi_rsconvert_info acpi_rs_set_irq
[14] = {
109 /* Start with a default descriptor of length 3 */
111 {ACPI_RSC_INITSET
, ACPI_RESOURCE_NAME_IRQ
,
112 sizeof(struct aml_resource_irq
),
113 ACPI_RSC_TABLE_SIZE(acpi_rs_set_irq
)},
115 /* Convert interrupt list to 16-bit IRQ bitmask */
117 {ACPI_RSC_BITMASK16
, ACPI_RS_OFFSET(data
.irq
.interrupts
[0]),
118 AML_OFFSET(irq
.irq_mask
),
119 ACPI_RS_OFFSET(data
.irq
.interrupt_count
)},
121 /* Set flags: Triggering[0], Polarity[3], Sharing[4], Wake[5] */
123 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.triggering
),
124 AML_OFFSET(irq
.flags
),
127 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.polarity
),
128 AML_OFFSET(irq
.flags
),
131 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.sharable
),
132 AML_OFFSET(irq
.flags
),
135 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.irq
.wake_capable
),
136 AML_OFFSET(irq
.flags
),
140 * All done if the output descriptor length is required to be 3
141 * (i.e., optimization to 2 bytes cannot be attempted)
143 {ACPI_RSC_EXIT_EQ
, ACPI_RSC_COMPARE_VALUE
,
144 ACPI_RS_OFFSET(data
.irq
.descriptor_length
),
147 /* Set length to 2 bytes (no flags byte) */
149 {ACPI_RSC_LENGTH
, 0, 0, sizeof(struct aml_resource_irq_noflags
)},
152 * All done if the output descriptor length is required to be 2.
154 * TBD: Perhaps we should check for error if input flags are not
155 * compatible with a 2-byte descriptor.
157 {ACPI_RSC_EXIT_EQ
, ACPI_RSC_COMPARE_VALUE
,
158 ACPI_RS_OFFSET(data
.irq
.descriptor_length
),
161 /* Reset length to 3 bytes (descriptor with flags byte) */
163 {ACPI_RSC_LENGTH
, 0, 0, sizeof(struct aml_resource_irq
)},
166 * Check if the flags byte is necessary. Not needed if the flags are:
167 * ACPI_EDGE_SENSITIVE, ACPI_ACTIVE_HIGH, ACPI_EXCLUSIVE
169 {ACPI_RSC_EXIT_NE
, ACPI_RSC_COMPARE_VALUE
,
170 ACPI_RS_OFFSET(data
.irq
.triggering
),
171 ACPI_EDGE_SENSITIVE
},
173 {ACPI_RSC_EXIT_NE
, ACPI_RSC_COMPARE_VALUE
,
174 ACPI_RS_OFFSET(data
.irq
.polarity
),
177 {ACPI_RSC_EXIT_NE
, ACPI_RSC_COMPARE_VALUE
,
178 ACPI_RS_OFFSET(data
.irq
.sharable
),
181 /* We can optimize to a 2-byte irq_no_flags() descriptor */
183 {ACPI_RSC_LENGTH
, 0, 0, sizeof(struct aml_resource_irq_noflags
)}
186 /*******************************************************************************
188 * acpi_rs_convert_ext_irq
190 ******************************************************************************/
192 struct acpi_rsconvert_info acpi_rs_convert_ext_irq
[10] = {
193 {ACPI_RSC_INITGET
, ACPI_RESOURCE_TYPE_EXTENDED_IRQ
,
194 ACPI_RS_SIZE(struct acpi_resource_extended_irq
),
195 ACPI_RSC_TABLE_SIZE(acpi_rs_convert_ext_irq
)},
197 {ACPI_RSC_INITSET
, ACPI_RESOURCE_NAME_EXTENDED_IRQ
,
198 sizeof(struct aml_resource_extended_irq
),
202 * Flags: Producer/Consumer[0], Triggering[1], Polarity[2],
203 * Sharing[3], Wake[4]
205 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.extended_irq
.producer_consumer
),
206 AML_OFFSET(extended_irq
.flags
),
209 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.extended_irq
.triggering
),
210 AML_OFFSET(extended_irq
.flags
),
213 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.extended_irq
.polarity
),
214 AML_OFFSET(extended_irq
.flags
),
217 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.extended_irq
.sharable
),
218 AML_OFFSET(extended_irq
.flags
),
221 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.extended_irq
.wake_capable
),
222 AML_OFFSET(extended_irq
.flags
),
225 /* IRQ Table length (Byte4) */
227 {ACPI_RSC_COUNT
, ACPI_RS_OFFSET(data
.extended_irq
.interrupt_count
),
228 AML_OFFSET(extended_irq
.interrupt_count
),
231 /* Copy every IRQ in the table, each is 32 bits */
233 {ACPI_RSC_MOVE32
, ACPI_RS_OFFSET(data
.extended_irq
.interrupts
[0]),
234 AML_OFFSET(extended_irq
.interrupts
[0]),
237 /* Optional resource_source (Index and String) */
239 {ACPI_RSC_SOURCEX
, ACPI_RS_OFFSET(data
.extended_irq
.resource_source
),
240 ACPI_RS_OFFSET(data
.extended_irq
.interrupts
[0]),
241 sizeof(struct aml_resource_extended_irq
)}
244 /*******************************************************************************
246 * acpi_rs_convert_dma
248 ******************************************************************************/
250 struct acpi_rsconvert_info acpi_rs_convert_dma
[6] = {
251 {ACPI_RSC_INITGET
, ACPI_RESOURCE_TYPE_DMA
,
252 ACPI_RS_SIZE(struct acpi_resource_dma
),
253 ACPI_RSC_TABLE_SIZE(acpi_rs_convert_dma
)},
255 {ACPI_RSC_INITSET
, ACPI_RESOURCE_NAME_DMA
,
256 sizeof(struct aml_resource_dma
),
259 /* Flags: transfer preference, bus mastering, channel speed */
261 {ACPI_RSC_2BITFLAG
, ACPI_RS_OFFSET(data
.dma
.transfer
),
262 AML_OFFSET(dma
.flags
),
265 {ACPI_RSC_1BITFLAG
, ACPI_RS_OFFSET(data
.dma
.bus_master
),
266 AML_OFFSET(dma
.flags
),
269 {ACPI_RSC_2BITFLAG
, ACPI_RS_OFFSET(data
.dma
.type
),
270 AML_OFFSET(dma
.flags
),
273 /* DMA channel mask bits */
275 {ACPI_RSC_BITMASK
, ACPI_RS_OFFSET(data
.dma
.channels
[0]),
276 AML_OFFSET(dma
.dma_channel_mask
),
277 ACPI_RS_OFFSET(data
.dma
.channel_count
)}
280 /*******************************************************************************
282 * acpi_rs_convert_fixed_dma
284 ******************************************************************************/
286 struct acpi_rsconvert_info acpi_rs_convert_fixed_dma
[4] = {
287 {ACPI_RSC_INITGET
, ACPI_RESOURCE_TYPE_FIXED_DMA
,
288 ACPI_RS_SIZE(struct acpi_resource_fixed_dma
),
289 ACPI_RSC_TABLE_SIZE(acpi_rs_convert_fixed_dma
)},
291 {ACPI_RSC_INITSET
, ACPI_RESOURCE_NAME_FIXED_DMA
,
292 sizeof(struct aml_resource_fixed_dma
),
296 * These fields are contiguous in both the source and destination:
300 {ACPI_RSC_MOVE16
, ACPI_RS_OFFSET(data
.fixed_dma
.request_lines
),
301 AML_OFFSET(fixed_dma
.request_lines
),
304 {ACPI_RSC_MOVE8
, ACPI_RS_OFFSET(data
.fixed_dma
.width
),
305 AML_OFFSET(fixed_dma
.width
),