mm: compaction: don't depend on HUGETLB_PAGE
[linux/fpc-iii.git] / sound / soc / fsl / mpc5200_psc_ac97.c
blob40acc8e2b1cac1a36ba8a94d11dccd9d10129e55
1 /*
2 * linux/sound/mpc5200-ac97.c -- AC97 support for the Freescale MPC52xx chip.
4 * Copyright (C) 2009 Jon Smirl, Digispeaker
5 * Author: Jon Smirl <jonsmirl@gmail.com>
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
12 #include <linux/module.h>
13 #include <linux/of_device.h>
14 #include <linux/of_platform.h>
15 #include <linux/delay.h>
17 #include <sound/pcm.h>
18 #include <sound/pcm_params.h>
19 #include <sound/soc.h>
21 #include <asm/time.h>
22 #include <asm/delay.h>
23 #include <asm/mpc52xx.h>
24 #include <asm/mpc52xx_psc.h>
26 #include "mpc5200_dma.h"
27 #include "mpc5200_psc_ac97.h"
29 #define DRV_NAME "mpc5200-psc-ac97"
31 /* ALSA only supports a single AC97 device so static is recommend here */
32 static struct psc_dma *psc_dma;
34 static unsigned short psc_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
36 int status;
37 unsigned int val;
39 mutex_lock(&psc_dma->mutex);
41 /* Wait for command send status zero = ready */
42 status = spin_event_timeout(!(in_be16(&psc_dma->psc_regs->sr_csr.status) &
43 MPC52xx_PSC_SR_CMDSEND), 100, 0);
44 if (status == 0) {
45 pr_err("timeout on ac97 bus (rdy)\n");
46 mutex_unlock(&psc_dma->mutex);
47 return -ENODEV;
50 /* Force clear the data valid bit */
51 in_be32(&psc_dma->psc_regs->ac97_data);
53 /* Send the read */
54 out_be32(&psc_dma->psc_regs->ac97_cmd, (1<<31) | ((reg & 0x7f) << 24));
56 /* Wait for the answer */
57 status = spin_event_timeout((in_be16(&psc_dma->psc_regs->sr_csr.status) &
58 MPC52xx_PSC_SR_DATA_VAL), 100, 0);
59 if (status == 0) {
60 pr_err("timeout on ac97 read (val) %x\n",
61 in_be16(&psc_dma->psc_regs->sr_csr.status));
62 mutex_unlock(&psc_dma->mutex);
63 return -ENODEV;
65 /* Get the data */
66 val = in_be32(&psc_dma->psc_regs->ac97_data);
67 if (((val >> 24) & 0x7f) != reg) {
68 pr_err("reg echo error on ac97 read\n");
69 mutex_unlock(&psc_dma->mutex);
70 return -ENODEV;
72 val = (val >> 8) & 0xffff;
74 mutex_unlock(&psc_dma->mutex);
75 return (unsigned short) val;
78 static void psc_ac97_write(struct snd_ac97 *ac97,
79 unsigned short reg, unsigned short val)
81 int status;
83 mutex_lock(&psc_dma->mutex);
85 /* Wait for command status zero = ready */
86 status = spin_event_timeout(!(in_be16(&psc_dma->psc_regs->sr_csr.status) &
87 MPC52xx_PSC_SR_CMDSEND), 100, 0);
88 if (status == 0) {
89 pr_err("timeout on ac97 bus (write)\n");
90 goto out;
92 /* Write data */
93 out_be32(&psc_dma->psc_regs->ac97_cmd,
94 ((reg & 0x7f) << 24) | (val << 8));
96 out:
97 mutex_unlock(&psc_dma->mutex);
100 static void psc_ac97_warm_reset(struct snd_ac97 *ac97)
102 struct mpc52xx_psc __iomem *regs = psc_dma->psc_regs;
104 mutex_lock(&psc_dma->mutex);
106 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_AWR);
107 udelay(3);
108 out_be32(&regs->sicr, psc_dma->sicr);
110 mutex_unlock(&psc_dma->mutex);
113 static void psc_ac97_cold_reset(struct snd_ac97 *ac97)
115 struct mpc52xx_psc __iomem *regs = psc_dma->psc_regs;
117 mutex_lock(&psc_dma->mutex);
118 dev_dbg(psc_dma->dev, "cold reset\n");
120 mpc5200_psc_ac97_gpio_reset(psc_dma->id);
122 /* Notify the PSC that a reset has occurred */
123 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_ACRB);
125 /* Re-enable RX and TX */
126 out_8(&regs->command, MPC52xx_PSC_TX_ENABLE | MPC52xx_PSC_RX_ENABLE);
128 mutex_unlock(&psc_dma->mutex);
130 msleep(1);
131 psc_ac97_warm_reset(ac97);
134 struct snd_ac97_bus_ops soc_ac97_ops = {
135 .read = psc_ac97_read,
136 .write = psc_ac97_write,
137 .reset = psc_ac97_cold_reset,
138 .warm_reset = psc_ac97_warm_reset,
140 EXPORT_SYMBOL_GPL(soc_ac97_ops);
142 static int psc_ac97_hw_analog_params(struct snd_pcm_substream *substream,
143 struct snd_pcm_hw_params *params,
144 struct snd_soc_dai *cpu_dai)
146 struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(cpu_dai);
147 struct psc_dma_stream *s = to_psc_dma_stream(substream, psc_dma);
149 dev_dbg(psc_dma->dev, "%s(substream=%p) p_size=%i p_bytes=%i"
150 " periods=%i buffer_size=%i buffer_bytes=%i channels=%i"
151 " rate=%i format=%i\n",
152 __func__, substream, params_period_size(params),
153 params_period_bytes(params), params_periods(params),
154 params_buffer_size(params), params_buffer_bytes(params),
155 params_channels(params), params_rate(params),
156 params_format(params));
158 /* Determine the set of enable bits to turn on */
159 s->ac97_slot_bits = (params_channels(params) == 1) ? 0x100 : 0x300;
160 if (substream->pstr->stream != SNDRV_PCM_STREAM_CAPTURE)
161 s->ac97_slot_bits <<= 16;
162 return 0;
165 static int psc_ac97_hw_digital_params(struct snd_pcm_substream *substream,
166 struct snd_pcm_hw_params *params,
167 struct snd_soc_dai *cpu_dai)
169 struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(cpu_dai);
171 dev_dbg(psc_dma->dev, "%s(substream=%p)\n", __func__, substream);
173 if (params_channels(params) == 1)
174 out_be32(&psc_dma->psc_regs->ac97_slots, 0x01000000);
175 else
176 out_be32(&psc_dma->psc_regs->ac97_slots, 0x03000000);
178 return 0;
181 static int psc_ac97_trigger(struct snd_pcm_substream *substream, int cmd,
182 struct snd_soc_dai *dai)
184 struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(dai);
185 struct psc_dma_stream *s = to_psc_dma_stream(substream, psc_dma);
187 switch (cmd) {
188 case SNDRV_PCM_TRIGGER_START:
189 dev_dbg(psc_dma->dev, "AC97 START: stream=%i\n",
190 substream->pstr->stream);
192 /* Set the slot enable bits */
193 psc_dma->slots |= s->ac97_slot_bits;
194 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots);
195 break;
197 case SNDRV_PCM_TRIGGER_STOP:
198 dev_dbg(psc_dma->dev, "AC97 STOP: stream=%i\n",
199 substream->pstr->stream);
201 /* Clear the slot enable bits */
202 psc_dma->slots &= ~(s->ac97_slot_bits);
203 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots);
204 break;
206 return 0;
209 static int psc_ac97_probe(struct snd_soc_dai *cpu_dai)
211 struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(cpu_dai);
212 struct mpc52xx_psc __iomem *regs = psc_dma->psc_regs;
214 /* Go */
215 out_8(&regs->command, MPC52xx_PSC_TX_ENABLE | MPC52xx_PSC_RX_ENABLE);
216 return 0;
219 /* ---------------------------------------------------------------------
220 * ALSA SoC Bindings
222 * - Digital Audio Interface (DAI) template
223 * - create/destroy dai hooks
227 * psc_ac97_dai_template: template CPU Digital Audio Interface
229 static struct snd_soc_dai_ops psc_ac97_analog_ops = {
230 .hw_params = psc_ac97_hw_analog_params,
231 .trigger = psc_ac97_trigger,
234 static struct snd_soc_dai_ops psc_ac97_digital_ops = {
235 .hw_params = psc_ac97_hw_digital_params,
238 static struct snd_soc_dai_driver psc_ac97_dai[] = {
240 .ac97_control = 1,
241 .probe = psc_ac97_probe,
242 .playback = {
243 .channels_min = 1,
244 .channels_max = 6,
245 .rates = SNDRV_PCM_RATE_8000_48000,
246 .formats = SNDRV_PCM_FMTBIT_S32_BE,
248 .capture = {
249 .channels_min = 1,
250 .channels_max = 2,
251 .rates = SNDRV_PCM_RATE_8000_48000,
252 .formats = SNDRV_PCM_FMTBIT_S32_BE,
254 .ops = &psc_ac97_analog_ops,
257 .ac97_control = 1,
258 .playback = {
259 .channels_min = 1,
260 .channels_max = 2,
261 .rates = SNDRV_PCM_RATE_32000 | \
262 SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000,
263 .formats = SNDRV_PCM_FMTBIT_IEC958_SUBFRAME_BE,
265 .ops = &psc_ac97_digital_ops,
266 } };
270 /* ---------------------------------------------------------------------
271 * OF platform bus binding code:
272 * - Probe/remove operations
273 * - OF device match table
275 static int __devinit psc_ac97_of_probe(struct platform_device *op,
276 const struct of_device_id *match)
278 int rc;
279 struct snd_ac97 ac97;
280 struct mpc52xx_psc __iomem *regs;
282 rc = snd_soc_register_dais(&op->dev, psc_ac97_dai, ARRAY_SIZE(psc_ac97_dai));
283 if (rc != 0) {
284 dev_err(&op->dev, "Failed to register DAI\n");
285 return rc;
288 psc_dma = dev_get_drvdata(&op->dev);
289 regs = psc_dma->psc_regs;
290 ac97.private_data = psc_dma;
292 psc_dma->imr = 0;
293 out_be16(&psc_dma->psc_regs->isr_imr.imr, psc_dma->imr);
295 /* Configure the serial interface mode to AC97 */
296 psc_dma->sicr = MPC52xx_PSC_SICR_SIM_AC97 | MPC52xx_PSC_SICR_ENAC97;
297 out_be32(&regs->sicr, psc_dma->sicr);
299 /* No slots active */
300 out_be32(&regs->ac97_slots, 0x00000000);
302 return 0;
305 static int __devexit psc_ac97_of_remove(struct platform_device *op)
307 snd_soc_unregister_dais(&op->dev, ARRAY_SIZE(psc_ac97_dai));
308 return 0;
311 /* Match table for of_platform binding */
312 static struct of_device_id psc_ac97_match[] __devinitdata = {
313 { .compatible = "fsl,mpc5200-psc-ac97", },
314 { .compatible = "fsl,mpc5200b-psc-ac97", },
317 MODULE_DEVICE_TABLE(of, psc_ac97_match);
319 static struct of_platform_driver psc_ac97_driver = {
320 .probe = psc_ac97_of_probe,
321 .remove = __devexit_p(psc_ac97_of_remove),
322 .driver = {
323 .name = "mpc5200-psc-ac97",
324 .owner = THIS_MODULE,
325 .of_match_table = psc_ac97_match,
329 /* ---------------------------------------------------------------------
330 * Module setup and teardown; simply register the of_platform driver
331 * for the PSC in AC97 mode.
333 static int __init psc_ac97_init(void)
335 return of_register_platform_driver(&psc_ac97_driver);
337 module_init(psc_ac97_init);
339 static void __exit psc_ac97_exit(void)
341 of_unregister_platform_driver(&psc_ac97_driver);
343 module_exit(psc_ac97_exit);
345 MODULE_AUTHOR("Jon Smirl <jonsmirl@gmail.com>");
346 MODULE_DESCRIPTION("mpc5200 AC97 module");
347 MODULE_LICENSE("GPL");