?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 4.19.133
[linux/fpc-iii.git] / drivers / clk / sunxi-ng / ccu-sun50i-a64.c
blob9ac6c299e0744304206c61ddea85d5dfef8f22f4
1 /*
2 * Copyright (c) 2016 Maxime Ripard. All rights reserved.
3 *
4 * This software is licensed under the terms of the GNU General Public
5 * License version 2, as published by the Free Software Foundation, and
6 * may be copied, distributed, and modified under those terms.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 */
13
14 #include <linux/clk-provider.h>
15 #include <linux/of_address.h>
16 #include <linux/platform_device.h>
17
18 #include "ccu_common.h"
19 #include "ccu_reset.h"
20
21 #include "ccu_div.h"
22 #include "ccu_gate.h"
23 #include "ccu_mp.h"
24 #include "ccu_mult.h"
25 #include "ccu_nk.h"
26 #include "ccu_nkm.h"
27 #include "ccu_nkmp.h"
28 #include "ccu_nm.h"
29 #include "ccu_phase.h"
30
31 #include "ccu-sun50i-a64.h"
32
33 static struct ccu_nkmp pll_cpux_clk = {
34 .enable = BIT(31),
35 .lock = BIT(28),
36 .n = _SUNXI_CCU_MULT(8, 5),
37 .k = _SUNXI_CCU_MULT(4, 2),
38 .m = _SUNXI_CCU_DIV(0, 2),
39 .p = _SUNXI_CCU_DIV_MAX(16, 2, 4),
40 .common = {
41 .reg = 0x000,
42 .hw.init = CLK_HW_INIT("pll-cpux",
43 "osc24M",
44 &ccu_nkmp_ops,
45 CLK_SET_RATE_UNGATE),
46 },
47 };
48
49 /*
50 * The Audio PLL is supposed to have 4 outputs: 3 fixed factors from
51 * the base (2x, 4x and 8x), and one variable divider (the one true
52 * pll audio).
53 *
54 * We don't have any need for the variable divider for now, so we just
55 * hardcode it to match with the clock names
56 */
57 #define SUN50I_A64_PLL_AUDIO_REG 0x008
58
59 static SUNXI_CCU_NM_WITH_GATE_LOCK(pll_audio_base_clk, "pll-audio-base",
60 "osc24M", 0x008,
61 8, 7, /* N */
62 0, 5, /* M */
63 BIT(31), /* gate */
64 BIT(28), /* lock */
65 CLK_SET_RATE_UNGATE);
66
67 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video0_clk, "pll-video0",
68 "osc24M", 0x010,
69 8, 7, /* N */
70 0, 4, /* M */
71 BIT(24), /* frac enable */
72 BIT(25), /* frac select */
73 270000000, /* frac rate 0 */
74 297000000, /* frac rate 1 */
75 BIT(31), /* gate */
76 BIT(28), /* lock */
77 CLK_SET_RATE_UNGATE);
78
79 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, "pll-ve",
80 "osc24M", 0x018,
81 8, 7, /* N */
82 0, 4, /* M */
83 BIT(24), /* frac enable */
84 BIT(25), /* frac select */
85 270000000, /* frac rate 0 */
86 297000000, /* frac rate 1 */
87 BIT(31), /* gate */
88 BIT(28), /* lock */
89 CLK_SET_RATE_UNGATE);
90
91 static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr0_clk, "pll-ddr0",
92 "osc24M", 0x020,
93 8, 5, /* N */
94 4, 2, /* K */
95 0, 2, /* M */
96 BIT(31), /* gate */
97 BIT(28), /* lock */
98 CLK_SET_RATE_UNGATE);
99
100 static struct ccu_nk pll_periph0_clk = {
101 .enable = BIT(31),
102 .lock = BIT(28),
103 .n = _SUNXI_CCU_MULT(8, 5),
104 .k = _SUNXI_CCU_MULT_MIN(4, 2, 2),
105 .fixed_post_div = 2,
106 .common = {
107 .reg = 0x028,
108 .features = CCU_FEATURE_FIXED_POSTDIV,
109 .hw.init = CLK_HW_INIT("pll-periph0", "osc24M",
110 &ccu_nk_ops, CLK_SET_RATE_UNGATE),
111 },
112 };
113
114 static struct ccu_nk pll_periph1_clk = {
115 .enable = BIT(31),
116 .lock = BIT(28),
117 .n = _SUNXI_CCU_MULT(8, 5),
118 .k = _SUNXI_CCU_MULT_MIN(4, 2, 2),
119 .fixed_post_div = 2,
120 .common = {
121 .reg = 0x02c,
122 .features = CCU_FEATURE_FIXED_POSTDIV,
123 .hw.init = CLK_HW_INIT("pll-periph1", "osc24M",
124 &ccu_nk_ops, CLK_SET_RATE_UNGATE),
125 },
126 };
127
128 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video1_clk, "pll-video1",
129 "osc24M", 0x030,
130 8, 7, /* N */
131 0, 4, /* M */
132 BIT(24), /* frac enable */
133 BIT(25), /* frac select */
134 270000000, /* frac rate 0 */
135 297000000, /* frac rate 1 */
136 BIT(31), /* gate */
137 BIT(28), /* lock */
138 CLK_SET_RATE_UNGATE);
139
140 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_gpu_clk, "pll-gpu",
141 "osc24M", 0x038,
142 8, 7, /* N */
143 0, 4, /* M */
144 BIT(24), /* frac enable */
145 BIT(25), /* frac select */
146 270000000, /* frac rate 0 */
147 297000000, /* frac rate 1 */
148 BIT(31), /* gate */
149 BIT(28), /* lock */
150 CLK_SET_RATE_UNGATE);
151
152 /*
153 * The output function can be changed to something more complex that
154 * we do not handle yet.
155 *
156 * Hardcode the mode so that we don't fall in that case.
157 */
158 #define SUN50I_A64_PLL_MIPI_REG 0x040
159
160 static struct ccu_nkm pll_mipi_clk = {
161 /*
162 * The bit 23 and 22 are called "LDO{1,2}_EN" on the SoC's
163 * user manual, and by experiments the PLL doesn't work without
164 * these bits toggled.
165 */
166 .enable = BIT(31) | BIT(23) | BIT(22),
167 .lock = BIT(28),
168 .n = _SUNXI_CCU_MULT(8, 4),
169 .k = _SUNXI_CCU_MULT_MIN(4, 2, 2),
170 .m = _SUNXI_CCU_DIV(0, 4),
171 .common = {
172 .reg = 0x040,
173 .hw.init = CLK_HW_INIT("pll-mipi", "pll-video0",
174 &ccu_nkm_ops, CLK_SET_RATE_UNGATE),
175 },
176 };
177
178 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_hsic_clk, "pll-hsic",
179 "osc24M", 0x044,
180 8, 7, /* N */
181 0, 4, /* M */
182 BIT(24), /* frac enable */
183 BIT(25), /* frac select */
184 270000000, /* frac rate 0 */
185 297000000, /* frac rate 1 */
186 BIT(31), /* gate */
187 BIT(28), /* lock */
188 CLK_SET_RATE_UNGATE);
189
190 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, "pll-de",
191 "osc24M", 0x048,
192 8, 7, /* N */
193 0, 4, /* M */
194 BIT(24), /* frac enable */
195 BIT(25), /* frac select */
196 270000000, /* frac rate 0 */
197 297000000, /* frac rate 1 */
198 BIT(31), /* gate */
199 BIT(28), /* lock */
200 CLK_SET_RATE_UNGATE);
201
202 static SUNXI_CCU_NM_WITH_GATE_LOCK(pll_ddr1_clk, "pll-ddr1",
203 "osc24M", 0x04c,
204 8, 7, /* N */
205 0, 2, /* M */
206 BIT(31), /* gate */
207 BIT(28), /* lock */
208 CLK_SET_RATE_UNGATE);
209
210 static const char * const cpux_parents[] = { "osc32k", "osc24M",
211 "pll-cpux", "pll-cpux" };
212 static SUNXI_CCU_MUX(cpux_clk, "cpux", cpux_parents,
213 0x050, 16, 2, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);
214
215 static SUNXI_CCU_M(axi_clk, "axi", "cpux", 0x050, 0, 2, 0);
216
217 static const char * const ahb1_parents[] = { "osc32k", "osc24M",
218 "axi", "pll-periph0" };
219 static const struct ccu_mux_var_prediv ahb1_predivs[] = {
220 { .index = 3, .shift = 6, .width = 2 },
221 };
222 static struct ccu_div ahb1_clk = {
223 .div = _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),
224
225 .mux = {
226 .shift = 12,
227 .width = 2,
228
229 .var_predivs = ahb1_predivs,
230 .n_var_predivs = ARRAY_SIZE(ahb1_predivs),
231 },
232
233 .common = {
234 .reg = 0x054,
235 .features = CCU_FEATURE_VARIABLE_PREDIV,
236 .hw.init = CLK_HW_INIT_PARENTS("ahb1",
237 ahb1_parents,
238 &ccu_div_ops,
239 0),
240 },
241 };
242
243 static struct clk_div_table apb1_div_table[] = {
244 { .val = 0, .div = 2 },
245 { .val = 1, .div = 2 },
246 { .val = 2, .div = 4 },
247 { .val = 3, .div = 8 },
248 { /* Sentinel */ },
249 };
250 static SUNXI_CCU_DIV_TABLE(apb1_clk, "apb1", "ahb1",
251 0x054, 8, 2, apb1_div_table, 0);
252
253 static const char * const apb2_parents[] = { "osc32k", "osc24M",
254 "pll-periph0-2x",
255 "pll-periph0-2x" };
256 static SUNXI_CCU_MP_WITH_MUX(apb2_clk, "apb2", apb2_parents, 0x058,
257 0, 5, /* M */
258 16, 2, /* P */
259 24, 2, /* mux */
260 0);
261
262 static const char * const ahb2_parents[] = { "ahb1", "pll-periph0" };
263 static const struct ccu_mux_fixed_prediv ahb2_fixed_predivs[] = {
264 { .index = 1, .div = 2 },
265 };
266 static struct ccu_mux ahb2_clk = {
267 .mux = {
268 .shift = 0,
269 .width = 1,
270 .fixed_predivs = ahb2_fixed_predivs,
271 .n_predivs = ARRAY_SIZE(ahb2_fixed_predivs),
272 },
273
274 .common = {
275 .reg = 0x05c,
276 .features = CCU_FEATURE_FIXED_PREDIV,
277 .hw.init = CLK_HW_INIT_PARENTS("ahb2",
278 ahb2_parents,
279 &ccu_mux_ops,
280 0),
281 },
282 };
283
284 static SUNXI_CCU_GATE(bus_mipi_dsi_clk, "bus-mipi-dsi", "ahb1",
285 0x060, BIT(1), 0);
286 static SUNXI_CCU_GATE(bus_ce_clk, "bus-ce", "ahb1",
287 0x060, BIT(5), 0);
288 static SUNXI_CCU_GATE(bus_dma_clk, "bus-dma", "ahb1",
289 0x060, BIT(6), 0);
290 static SUNXI_CCU_GATE(bus_mmc0_clk, "bus-mmc0", "ahb1",
291 0x060, BIT(8), 0);
292 static SUNXI_CCU_GATE(bus_mmc1_clk, "bus-mmc1", "ahb1",
293 0x060, BIT(9), 0);
294 static SUNXI_CCU_GATE(bus_mmc2_clk, "bus-mmc2", "ahb1",
295 0x060, BIT(10), 0);
296 static SUNXI_CCU_GATE(bus_nand_clk, "bus-nand", "ahb1",
297 0x060, BIT(13), 0);
298 static SUNXI_CCU_GATE(bus_dram_clk, "bus-dram", "ahb1",
299 0x060, BIT(14), 0);
300 static SUNXI_CCU_GATE(bus_emac_clk, "bus-emac", "ahb2",
301 0x060, BIT(17), 0);
302 static SUNXI_CCU_GATE(bus_ts_clk, "bus-ts", "ahb1",
303 0x060, BIT(18), 0);
304 static SUNXI_CCU_GATE(bus_hstimer_clk, "bus-hstimer", "ahb1",
305 0x060, BIT(19), 0);
306 static SUNXI_CCU_GATE(bus_spi0_clk, "bus-spi0", "ahb1",
307 0x060, BIT(20), 0);
308 static SUNXI_CCU_GATE(bus_spi1_clk, "bus-spi1", "ahb1",
309 0x060, BIT(21), 0);
310 static SUNXI_CCU_GATE(bus_otg_clk, "bus-otg", "ahb1",
311 0x060, BIT(23), 0);
312 static SUNXI_CCU_GATE(bus_ehci0_clk, "bus-ehci0", "ahb1",
313 0x060, BIT(24), 0);
314 static SUNXI_CCU_GATE(bus_ehci1_clk, "bus-ehci1", "ahb2",
315 0x060, BIT(25), 0);
316 static SUNXI_CCU_GATE(bus_ohci0_clk, "bus-ohci0", "ahb1",
317 0x060, BIT(28), 0);
318 static SUNXI_CCU_GATE(bus_ohci1_clk, "bus-ohci1", "ahb2",
319 0x060, BIT(29), 0);
320
321 static SUNXI_CCU_GATE(bus_ve_clk, "bus-ve", "ahb1",
322 0x064, BIT(0), 0);
323 static SUNXI_CCU_GATE(bus_tcon0_clk, "bus-tcon0", "ahb1",
324 0x064, BIT(3), 0);
325 static SUNXI_CCU_GATE(bus_tcon1_clk, "bus-tcon1", "ahb1",
326 0x064, BIT(4), 0);
327 static SUNXI_CCU_GATE(bus_deinterlace_clk, "bus-deinterlace", "ahb1",
328 0x064, BIT(5), 0);
329 static SUNXI_CCU_GATE(bus_csi_clk, "bus-csi", "ahb1",
330 0x064, BIT(8), 0);
331 static SUNXI_CCU_GATE(bus_hdmi_clk, "bus-hdmi", "ahb1",
332 0x064, BIT(11), 0);
333 static SUNXI_CCU_GATE(bus_de_clk, "bus-de", "ahb1",
334 0x064, BIT(12), 0);
335 static SUNXI_CCU_GATE(bus_gpu_clk, "bus-gpu", "ahb1",
336 0x064, BIT(20), 0);
337 static SUNXI_CCU_GATE(bus_msgbox_clk, "bus-msgbox", "ahb1",
338 0x064, BIT(21), 0);
339 static SUNXI_CCU_GATE(bus_spinlock_clk, "bus-spinlock", "ahb1",
340 0x064, BIT(22), 0);
341
342 static SUNXI_CCU_GATE(bus_codec_clk, "bus-codec", "apb1",
343 0x068, BIT(0), 0);
344 static SUNXI_CCU_GATE(bus_spdif_clk, "bus-spdif", "apb1",
345 0x068, BIT(1), 0);
346 static SUNXI_CCU_GATE(bus_pio_clk, "bus-pio", "apb1",
347 0x068, BIT(5), 0);
348 static SUNXI_CCU_GATE(bus_ths_clk, "bus-ths", "apb1",
349 0x068, BIT(8), 0);
350 static SUNXI_CCU_GATE(bus_i2s0_clk, "bus-i2s0", "apb1",
351 0x068, BIT(12), 0);
352 static SUNXI_CCU_GATE(bus_i2s1_clk, "bus-i2s1", "apb1",
353 0x068, BIT(13), 0);
354 static SUNXI_CCU_GATE(bus_i2s2_clk, "bus-i2s2", "apb1",
355 0x068, BIT(14), 0);
356
357 static SUNXI_CCU_GATE(bus_i2c0_clk, "bus-i2c0", "apb2",
358 0x06c, BIT(0), 0);
359 static SUNXI_CCU_GATE(bus_i2c1_clk, "bus-i2c1", "apb2",
360 0x06c, BIT(1), 0);
361 static SUNXI_CCU_GATE(bus_i2c2_clk, "bus-i2c2", "apb2",
362 0x06c, BIT(2), 0);
363 static SUNXI_CCU_GATE(bus_scr_clk, "bus-scr", "apb2",
364 0x06c, BIT(5), 0);
365 static SUNXI_CCU_GATE(bus_uart0_clk, "bus-uart0", "apb2",
366 0x06c, BIT(16), 0);
367 static SUNXI_CCU_GATE(bus_uart1_clk, "bus-uart1", "apb2",
368 0x06c, BIT(17), 0);
369 static SUNXI_CCU_GATE(bus_uart2_clk, "bus-uart2", "apb2",
370 0x06c, BIT(18), 0);
371 static SUNXI_CCU_GATE(bus_uart3_clk, "bus-uart3", "apb2",
372 0x06c, BIT(19), 0);
373 static SUNXI_CCU_GATE(bus_uart4_clk, "bus-uart4", "apb2",
374 0x06c, BIT(20), 0);
375
376 static SUNXI_CCU_GATE(bus_dbg_clk, "bus-dbg", "ahb1",
377 0x070, BIT(7), 0);
378
379 static struct clk_div_table ths_div_table[] = {
380 { .val = 0, .div = 1 },
381 { .val = 1, .div = 2 },
382 { .val = 2, .div = 4 },
383 { .val = 3, .div = 6 },
384 };
385 static const char * const ths_parents[] = { "osc24M" };
386 static struct ccu_div ths_clk = {
387 .enable = BIT(31),
388 .div = _SUNXI_CCU_DIV_TABLE(0, 2, ths_div_table),
389 .mux = _SUNXI_CCU_MUX(24, 2),
390 .common = {
391 .reg = 0x074,
392 .hw.init = CLK_HW_INIT_PARENTS("ths",
393 ths_parents,
394 &ccu_div_ops,
395 0),
396 },
397 };
398
399 static const char * const mod0_default_parents[] = { "osc24M", "pll-periph0",
400 "pll-periph1" };
401 static SUNXI_CCU_MP_WITH_MUX_GATE(nand_clk, "nand", mod0_default_parents, 0x080,
402 0, 4, /* M */
403 16, 2, /* P */
404 24, 2, /* mux */
405 BIT(31), /* gate */
406 0);
407
408 /*
409 * MMC clocks are the new timing mode (see A83T & H3) variety, but without
410 * the mode switch. This means they have a 2x post divider between the clock
411 * and the MMC module. This is not documented in the manual, but is taken
412 * into consideration when setting the mmc module clocks in the BSP kernel.
413 * Without it, MMC performance is degraded.
414 *
415 * We model it here to be consistent with other SoCs supporting this mode.
416 * The alternative would be to add the 2x multiplier when setting the MMC
417 * module clock in the MMC driver, just for the A64.
418 */
419 static const char * const mmc_default_parents[] = { "osc24M", "pll-periph0-2x",
420 "pll-periph1-2x" };
421 static SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(mmc0_clk, "mmc0",
422 mmc_default_parents, 0x088,
423 0, 4, /* M */
424 16, 2, /* P */
425 24, 2, /* mux */
426 BIT(31), /* gate */
427 2, /* post-div */
428 0);
429
430 static SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(mmc1_clk, "mmc1",
431 mmc_default_parents, 0x08c,
432 0, 4, /* M */
433 16, 2, /* P */
434 24, 2, /* mux */
435 BIT(31), /* gate */
436 2, /* post-div */
437 0);
438
439 static SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(mmc2_clk, "mmc2",
440 mmc_default_parents, 0x090,
441 0, 4, /* M */
442 16, 2, /* P */
443 24, 2, /* mux */
444 BIT(31), /* gate */
445 2, /* post-div */
446 0);
447
448 static const char * const ts_parents[] = { "osc24M", "pll-periph0", };
449 static SUNXI_CCU_MP_WITH_MUX_GATE(ts_clk, "ts", ts_parents, 0x098,
450 0, 4, /* M */
451 16, 2, /* P */
452 24, 4, /* mux */
453 BIT(31), /* gate */
454 0);
455
456 static SUNXI_CCU_MP_WITH_MUX_GATE(ce_clk, "ce", mmc_default_parents, 0x09c,
457 0, 4, /* M */
458 16, 2, /* P */
459 24, 2, /* mux */
460 BIT(31), /* gate */
461 0);
462
463 static SUNXI_CCU_MP_WITH_MUX_GATE(spi0_clk, "spi0", mod0_default_parents, 0x0a0,
464 0, 4, /* M */
465 16, 2, /* P */
466 24, 2, /* mux */
467 BIT(31), /* gate */
468 0);
469
470 static SUNXI_CCU_MP_WITH_MUX_GATE(spi1_clk, "spi1", mod0_default_parents, 0x0a4,
471 0, 4, /* M */
472 16, 2, /* P */
473 24, 2, /* mux */
474 BIT(31), /* gate */
475 0);
476
477 static const char * const i2s_parents[] = { "pll-audio-8x", "pll-audio-4x",
478 "pll-audio-2x", "pll-audio" };
479 static SUNXI_CCU_MUX_WITH_GATE(i2s0_clk, "i2s0", i2s_parents,
480 0x0b0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
481
482 static SUNXI_CCU_MUX_WITH_GATE(i2s1_clk, "i2s1", i2s_parents,
483 0x0b4, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
484
485 static SUNXI_CCU_MUX_WITH_GATE(i2s2_clk, "i2s2", i2s_parents,
486 0x0b8, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
487
488 static SUNXI_CCU_M_WITH_GATE(spdif_clk, "spdif", "pll-audio",
489 0x0c0, 0, 4, BIT(31), CLK_SET_RATE_PARENT);
490
491 static SUNXI_CCU_GATE(usb_phy0_clk, "usb-phy0", "osc24M",
492 0x0cc, BIT(8), 0);
493 static SUNXI_CCU_GATE(usb_phy1_clk, "usb-phy1", "osc24M",
494 0x0cc, BIT(9), 0);
495 static SUNXI_CCU_GATE(usb_hsic_clk, "usb-hsic", "pll-hsic",
496 0x0cc, BIT(10), 0);
497 static SUNXI_CCU_GATE(usb_hsic_12m_clk, "usb-hsic-12M", "osc12M",
498 0x0cc, BIT(11), 0);
499 static SUNXI_CCU_GATE(usb_ohci0_clk, "usb-ohci0", "osc12M",
500 0x0cc, BIT(16), 0);
501 static SUNXI_CCU_GATE(usb_ohci1_clk, "usb-ohci1", "usb-ohci0",
502 0x0cc, BIT(17), 0);
503
504 static const char * const dram_parents[] = { "pll-ddr0", "pll-ddr1" };
505 static SUNXI_CCU_M_WITH_MUX(dram_clk, "dram", dram_parents,
506 0x0f4, 0, 4, 20, 2, CLK_IS_CRITICAL);
507
508 static SUNXI_CCU_GATE(dram_ve_clk, "dram-ve", "dram",
509 0x100, BIT(0), 0);
510 static SUNXI_CCU_GATE(dram_csi_clk, "dram-csi", "dram",
511 0x100, BIT(1), 0);
512 static SUNXI_CCU_GATE(dram_deinterlace_clk, "dram-deinterlace", "dram",
513 0x100, BIT(2), 0);
514 static SUNXI_CCU_GATE(dram_ts_clk, "dram-ts", "dram",
515 0x100, BIT(3), 0);
516
517 static const char * const de_parents[] = { "pll-periph0-2x", "pll-de" };
518 static SUNXI_CCU_M_WITH_MUX_GATE(de_clk, "de", de_parents,
519 0x104, 0, 4, 24, 3, BIT(31), 0);
520
521 static const char * const tcon0_parents[] = { "pll-mipi", "pll-video0-2x" };
522 static const u8 tcon0_table[] = { 0, 2, };
523 static SUNXI_CCU_MUX_TABLE_WITH_GATE(tcon0_clk, "tcon0", tcon0_parents,
524 tcon0_table, 0x118, 24, 3, BIT(31),
525 CLK_SET_RATE_PARENT);
526
527 static const char * const tcon1_parents[] = { "pll-video0", "pll-video1" };
528 static const u8 tcon1_table[] = { 0, 2, };
529 static struct ccu_div tcon1_clk = {
530 .enable = BIT(31),
531 .div = _SUNXI_CCU_DIV(0, 4),
532 .mux = _SUNXI_CCU_MUX_TABLE(24, 2, tcon1_table),
533 .common = {
534 .reg = 0x11c,
535 .hw.init = CLK_HW_INIT_PARENTS("tcon1",
536 tcon1_parents,
537 &ccu_div_ops,
538 CLK_SET_RATE_PARENT),
539 },
540 };
541
542 static const char * const deinterlace_parents[] = { "pll-periph0", "pll-periph1" };
543 static SUNXI_CCU_M_WITH_MUX_GATE(deinterlace_clk, "deinterlace", deinterlace_parents,
544 0x124, 0, 4, 24, 3, BIT(31), 0);
545
546 static SUNXI_CCU_GATE(csi_misc_clk, "csi-misc", "osc24M",
547 0x130, BIT(31), 0);
548
549 static const char * const csi_sclk_parents[] = { "pll-periph0", "pll-periph1" };
550 static SUNXI_CCU_M_WITH_MUX_GATE(csi_sclk_clk, "csi-sclk", csi_sclk_parents,
551 0x134, 16, 4, 24, 3, BIT(31), 0);
552
553 static const char * const csi_mclk_parents[] = { "osc24M", "pll-video1", "pll-periph1" };
554 static SUNXI_CCU_M_WITH_MUX_GATE(csi_mclk_clk, "csi-mclk", csi_mclk_parents,
555 0x134, 0, 5, 8, 3, BIT(15), 0);
556
557 static SUNXI_CCU_M_WITH_GATE(ve_clk, "ve", "pll-ve",
558 0x13c, 16, 3, BIT(31), 0);
559
560 static SUNXI_CCU_GATE(ac_dig_clk, "ac-dig", "pll-audio",
561 0x140, BIT(31), CLK_SET_RATE_PARENT);
562
563 static SUNXI_CCU_GATE(ac_dig_4x_clk, "ac-dig-4x", "pll-audio-4x",
564 0x140, BIT(30), CLK_SET_RATE_PARENT);
565
566 static SUNXI_CCU_GATE(avs_clk, "avs", "osc24M",
567 0x144, BIT(31), 0);
568
569 static const char * const hdmi_parents[] = { "pll-video0", "pll-video1" };
570 static SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, "hdmi", hdmi_parents,
571 0x150, 0, 4, 24, 2, BIT(31), CLK_SET_RATE_PARENT);
572
573 static SUNXI_CCU_GATE(hdmi_ddc_clk, "hdmi-ddc", "osc24M",
574 0x154, BIT(31), 0);
575
576 static const char * const mbus_parents[] = { "osc24M", "pll-periph0-2x",
577 "pll-ddr0", "pll-ddr1" };
578 static SUNXI_CCU_M_WITH_MUX_GATE(mbus_clk, "mbus", mbus_parents,
579 0x15c, 0, 3, 24, 2, BIT(31), CLK_IS_CRITICAL);
580
581 static const char * const dsi_dphy_parents[] = { "pll-video0", "pll-periph0" };
582 static const u8 dsi_dphy_table[] = { 0, 2, };
583 static SUNXI_CCU_M_WITH_MUX_TABLE_GATE(dsi_dphy_clk, "dsi-dphy",
584 dsi_dphy_parents, dsi_dphy_table,
585 0x168, 0, 4, 8, 2, BIT(15), CLK_SET_RATE_PARENT);
586
587 static SUNXI_CCU_M_WITH_GATE(gpu_clk, "gpu", "pll-gpu",
588 0x1a0, 0, 3, BIT(31), CLK_SET_RATE_PARENT);
589
590 /* Fixed Factor clocks */
591 static CLK_FIXED_FACTOR(osc12M_clk, "osc12M", "osc24M", 2, 1, 0);
592
593 /* We hardcode the divider to 4 for now */
594 static CLK_FIXED_FACTOR(pll_audio_clk, "pll-audio",
595 "pll-audio-base", 4, 1, CLK_SET_RATE_PARENT);
596 static CLK_FIXED_FACTOR(pll_audio_2x_clk, "pll-audio-2x",
597 "pll-audio-base", 2, 1, CLK_SET_RATE_PARENT);
598 static CLK_FIXED_FACTOR(pll_audio_4x_clk, "pll-audio-4x",
599 "pll-audio-base", 1, 1, CLK_SET_RATE_PARENT);
600 static CLK_FIXED_FACTOR(pll_audio_8x_clk, "pll-audio-8x",
601 "pll-audio-base", 1, 2, CLK_SET_RATE_PARENT);
602 static CLK_FIXED_FACTOR(pll_periph0_2x_clk, "pll-periph0-2x",
603 "pll-periph0", 1, 2, 0);
604 static CLK_FIXED_FACTOR(pll_periph1_2x_clk, "pll-periph1-2x",
605 "pll-periph1", 1, 2, 0);
606 static CLK_FIXED_FACTOR(pll_video0_2x_clk, "pll-video0-2x",
607 "pll-video0", 1, 2, CLK_SET_RATE_PARENT);
608
609 static struct ccu_common *sun50i_a64_ccu_clks[] = {
610 &pll_cpux_clk.common,
611 &pll_audio_base_clk.common,
612 &pll_video0_clk.common,
613 &pll_ve_clk.common,
614 &pll_ddr0_clk.common,
615 &pll_periph0_clk.common,
616 &pll_periph1_clk.common,
617 &pll_video1_clk.common,
618 &pll_gpu_clk.common,
619 &pll_mipi_clk.common,
620 &pll_hsic_clk.common,
621 &pll_de_clk.common,
622 &pll_ddr1_clk.common,
623 &cpux_clk.common,
624 &axi_clk.common,
625 &ahb1_clk.common,
626 &apb1_clk.common,
627 &apb2_clk.common,
628 &ahb2_clk.common,
629 &bus_mipi_dsi_clk.common,
630 &bus_ce_clk.common,
631 &bus_dma_clk.common,
632 &bus_mmc0_clk.common,
633 &bus_mmc1_clk.common,
634 &bus_mmc2_clk.common,
635 &bus_nand_clk.common,
636 &bus_dram_clk.common,
637 &bus_emac_clk.common,
638 &bus_ts_clk.common,
639 &bus_hstimer_clk.common,
640 &bus_spi0_clk.common,
641 &bus_spi1_clk.common,
642 &bus_otg_clk.common,
643 &bus_ehci0_clk.common,
644 &bus_ehci1_clk.common,
645 &bus_ohci0_clk.common,
646 &bus_ohci1_clk.common,
647 &bus_ve_clk.common,
648 &bus_tcon0_clk.common,
649 &bus_tcon1_clk.common,
650 &bus_deinterlace_clk.common,
651 &bus_csi_clk.common,
652 &bus_hdmi_clk.common,
653 &bus_de_clk.common,
654 &bus_gpu_clk.common,
655 &bus_msgbox_clk.common,
656 &bus_spinlock_clk.common,
657 &bus_codec_clk.common,
658 &bus_spdif_clk.common,
659 &bus_pio_clk.common,
660 &bus_ths_clk.common,
661 &bus_i2s0_clk.common,
662 &bus_i2s1_clk.common,
663 &bus_i2s2_clk.common,
664 &bus_i2c0_clk.common,
665 &bus_i2c1_clk.common,
666 &bus_i2c2_clk.common,
667 &bus_scr_clk.common,
668 &bus_uart0_clk.common,
669 &bus_uart1_clk.common,
670 &bus_uart2_clk.common,
671 &bus_uart3_clk.common,
672 &bus_uart4_clk.common,
673 &bus_dbg_clk.common,
674 &ths_clk.common,
675 &nand_clk.common,
676 &mmc0_clk.common,
677 &mmc1_clk.common,
678 &mmc2_clk.common,
679 &ts_clk.common,
680 &ce_clk.common,
681 &spi0_clk.common,
682 &spi1_clk.common,
683 &i2s0_clk.common,
684 &i2s1_clk.common,
685 &i2s2_clk.common,
686 &spdif_clk.common,
687 &usb_phy0_clk.common,
688 &usb_phy1_clk.common,
689 &usb_hsic_clk.common,
690 &usb_hsic_12m_clk.common,
691 &usb_ohci0_clk.common,
692 &usb_ohci1_clk.common,
693 &dram_clk.common,
694 &dram_ve_clk.common,
695 &dram_csi_clk.common,
696 &dram_deinterlace_clk.common,
697 &dram_ts_clk.common,
698 &de_clk.common,
699 &tcon0_clk.common,
700 &tcon1_clk.common,
701 &deinterlace_clk.common,
702 &csi_misc_clk.common,
703 &csi_sclk_clk.common,
704 &csi_mclk_clk.common,
705 &ve_clk.common,
706 &ac_dig_clk.common,
707 &ac_dig_4x_clk.common,
708 &avs_clk.common,
709 &hdmi_clk.common,
710 &hdmi_ddc_clk.common,
711 &mbus_clk.common,
712 &dsi_dphy_clk.common,
713 &gpu_clk.common,
714 };
715
716 static struct clk_hw_onecell_data sun50i_a64_hw_clks = {
717 .hws = {
718 [CLK_OSC_12M] = &osc12M_clk.hw,
719 [CLK_PLL_CPUX] = &pll_cpux_clk.common.hw,
720 [CLK_PLL_AUDIO_BASE] = &pll_audio_base_clk.common.hw,
721 [CLK_PLL_AUDIO] = &pll_audio_clk.hw,
722 [CLK_PLL_AUDIO_2X] = &pll_audio_2x_clk.hw,
723 [CLK_PLL_AUDIO_4X] = &pll_audio_4x_clk.hw,
724 [CLK_PLL_AUDIO_8X] = &pll_audio_8x_clk.hw,
725 [CLK_PLL_VIDEO0] = &pll_video0_clk.common.hw,
726 [CLK_PLL_VIDEO0_2X] = &pll_video0_2x_clk.hw,
727 [CLK_PLL_VE] = &pll_ve_clk.common.hw,
728 [CLK_PLL_DDR0] = &pll_ddr0_clk.common.hw,
729 [CLK_PLL_PERIPH0] = &pll_periph0_clk.common.hw,
730 [CLK_PLL_PERIPH0_2X] = &pll_periph0_2x_clk.hw,
731 [CLK_PLL_PERIPH1] = &pll_periph1_clk.common.hw,
732 [CLK_PLL_PERIPH1_2X] = &pll_periph1_2x_clk.hw,
733 [CLK_PLL_VIDEO1] = &pll_video1_clk.common.hw,
734 [CLK_PLL_GPU] = &pll_gpu_clk.common.hw,
735 [CLK_PLL_MIPI] = &pll_mipi_clk.common.hw,
736 [CLK_PLL_HSIC] = &pll_hsic_clk.common.hw,
737 [CLK_PLL_DE] = &pll_de_clk.common.hw,
738 [CLK_PLL_DDR1] = &pll_ddr1_clk.common.hw,
739 [CLK_CPUX] = &cpux_clk.common.hw,
740 [CLK_AXI] = &axi_clk.common.hw,
741 [CLK_AHB1] = &ahb1_clk.common.hw,
742 [CLK_APB1] = &apb1_clk.common.hw,
743 [CLK_APB2] = &apb2_clk.common.hw,
744 [CLK_AHB2] = &ahb2_clk.common.hw,
745 [CLK_BUS_MIPI_DSI] = &bus_mipi_dsi_clk.common.hw,
746 [CLK_BUS_CE] = &bus_ce_clk.common.hw,
747 [CLK_BUS_DMA] = &bus_dma_clk.common.hw,
748 [CLK_BUS_MMC0] = &bus_mmc0_clk.common.hw,
749 [CLK_BUS_MMC1] = &bus_mmc1_clk.common.hw,
750 [CLK_BUS_MMC2] = &bus_mmc2_clk.common.hw,
751 [CLK_BUS_NAND] = &bus_nand_clk.common.hw,
752 [CLK_BUS_DRAM] = &bus_dram_clk.common.hw,
753 [CLK_BUS_EMAC] = &bus_emac_clk.common.hw,
754 [CLK_BUS_TS] = &bus_ts_clk.common.hw,
755 [CLK_BUS_HSTIMER] = &bus_hstimer_clk.common.hw,
756 [CLK_BUS_SPI0] = &bus_spi0_clk.common.hw,
757 [CLK_BUS_SPI1] = &bus_spi1_clk.common.hw,
758 [CLK_BUS_OTG] = &bus_otg_clk.common.hw,
759 [CLK_BUS_EHCI0] = &bus_ehci0_clk.common.hw,
760 [CLK_BUS_EHCI1] = &bus_ehci1_clk.common.hw,
761 [CLK_BUS_OHCI0] = &bus_ohci0_clk.common.hw,
762 [CLK_BUS_OHCI1] = &bus_ohci1_clk.common.hw,
763 [CLK_BUS_VE] = &bus_ve_clk.common.hw,
764 [CLK_BUS_TCON0] = &bus_tcon0_clk.common.hw,
765 [CLK_BUS_TCON1] = &bus_tcon1_clk.common.hw,
766 [CLK_BUS_DEINTERLACE] = &bus_deinterlace_clk.common.hw,
767 [CLK_BUS_CSI] = &bus_csi_clk.common.hw,
768 [CLK_BUS_HDMI] = &bus_hdmi_clk.common.hw,
769 [CLK_BUS_DE] = &bus_de_clk.common.hw,
770 [CLK_BUS_GPU] = &bus_gpu_clk.common.hw,
771 [CLK_BUS_MSGBOX] = &bus_msgbox_clk.common.hw,
772 [CLK_BUS_SPINLOCK] = &bus_spinlock_clk.common.hw,
773 [CLK_BUS_CODEC] = &bus_codec_clk.common.hw,
774 [CLK_BUS_SPDIF] = &bus_spdif_clk.common.hw,
775 [CLK_BUS_PIO] = &bus_pio_clk.common.hw,
776 [CLK_BUS_THS] = &bus_ths_clk.common.hw,
777 [CLK_BUS_I2S0] = &bus_i2s0_clk.common.hw,
778 [CLK_BUS_I2S1] = &bus_i2s1_clk.common.hw,
779 [CLK_BUS_I2S2] = &bus_i2s2_clk.common.hw,
780 [CLK_BUS_I2C0] = &bus_i2c0_clk.common.hw,
781 [CLK_BUS_I2C1] = &bus_i2c1_clk.common.hw,
782 [CLK_BUS_I2C2] = &bus_i2c2_clk.common.hw,
783 [CLK_BUS_UART0] = &bus_uart0_clk.common.hw,
784 [CLK_BUS_UART1] = &bus_uart1_clk.common.hw,
785 [CLK_BUS_UART2] = &bus_uart2_clk.common.hw,
786 [CLK_BUS_UART3] = &bus_uart3_clk.common.hw,
787 [CLK_BUS_UART4] = &bus_uart4_clk.common.hw,
788 [CLK_BUS_SCR] = &bus_scr_clk.common.hw,
789 [CLK_BUS_DBG] = &bus_dbg_clk.common.hw,
790 [CLK_THS] = &ths_clk.common.hw,
791 [CLK_NAND] = &nand_clk.common.hw,
792 [CLK_MMC0] = &mmc0_clk.common.hw,
793 [CLK_MMC1] = &mmc1_clk.common.hw,
794 [CLK_MMC2] = &mmc2_clk.common.hw,
795 [CLK_TS] = &ts_clk.common.hw,
796 [CLK_CE] = &ce_clk.common.hw,
797 [CLK_SPI0] = &spi0_clk.common.hw,
798 [CLK_SPI1] = &spi1_clk.common.hw,
799 [CLK_I2S0] = &i2s0_clk.common.hw,
800 [CLK_I2S1] = &i2s1_clk.common.hw,
801 [CLK_I2S2] = &i2s2_clk.common.hw,
802 [CLK_SPDIF] = &spdif_clk.common.hw,
803 [CLK_USB_PHY0] = &usb_phy0_clk.common.hw,
804 [CLK_USB_PHY1] = &usb_phy1_clk.common.hw,
805 [CLK_USB_HSIC] = &usb_hsic_clk.common.hw,
806 [CLK_USB_HSIC_12M] = &usb_hsic_12m_clk.common.hw,
807 [CLK_USB_OHCI0] = &usb_ohci0_clk.common.hw,
808 [CLK_USB_OHCI1] = &usb_ohci1_clk.common.hw,
809 [CLK_DRAM] = &dram_clk.common.hw,
810 [CLK_DRAM_VE] = &dram_ve_clk.common.hw,
811 [CLK_DRAM_CSI] = &dram_csi_clk.common.hw,
812 [CLK_DRAM_DEINTERLACE] = &dram_deinterlace_clk.common.hw,
813 [CLK_DRAM_TS] = &dram_ts_clk.common.hw,
814 [CLK_DE] = &de_clk.common.hw,
815 [CLK_TCON0] = &tcon0_clk.common.hw,
816 [CLK_TCON1] = &tcon1_clk.common.hw,
817 [CLK_DEINTERLACE] = &deinterlace_clk.common.hw,
818 [CLK_CSI_MISC] = &csi_misc_clk.common.hw,
819 [CLK_CSI_SCLK] = &csi_sclk_clk.common.hw,
820 [CLK_CSI_MCLK] = &csi_mclk_clk.common.hw,
821 [CLK_VE] = &ve_clk.common.hw,
822 [CLK_AC_DIG] = &ac_dig_clk.common.hw,
823 [CLK_AC_DIG_4X] = &ac_dig_4x_clk.common.hw,
824 [CLK_AVS] = &avs_clk.common.hw,
825 [CLK_HDMI] = &hdmi_clk.common.hw,
826 [CLK_HDMI_DDC] = &hdmi_ddc_clk.common.hw,
827 [CLK_MBUS] = &mbus_clk.common.hw,
828 [CLK_DSI_DPHY] = &dsi_dphy_clk.common.hw,
829 [CLK_GPU] = &gpu_clk.common.hw,
830 },
831 .num = CLK_NUMBER,
832 };
833
834 static struct ccu_reset_map sun50i_a64_ccu_resets[] = {
835 [RST_USB_PHY0] = { 0x0cc, BIT(0) },
836 [RST_USB_PHY1] = { 0x0cc, BIT(1) },
837 [RST_USB_HSIC] = { 0x0cc, BIT(2) },
838
839 [RST_DRAM] = { 0x0f4, BIT(31) },
840 [RST_MBUS] = { 0x0fc, BIT(31) },
841
842 [RST_BUS_MIPI_DSI] = { 0x2c0, BIT(1) },
843 [RST_BUS_CE] = { 0x2c0, BIT(5) },
844 [RST_BUS_DMA] = { 0x2c0, BIT(6) },
845 [RST_BUS_MMC0] = { 0x2c0, BIT(8) },
846 [RST_BUS_MMC1] = { 0x2c0, BIT(9) },
847 [RST_BUS_MMC2] = { 0x2c0, BIT(10) },
848 [RST_BUS_NAND] = { 0x2c0, BIT(13) },
849 [RST_BUS_DRAM] = { 0x2c0, BIT(14) },
850 [RST_BUS_EMAC] = { 0x2c0, BIT(17) },
851 [RST_BUS_TS] = { 0x2c0, BIT(18) },
852 [RST_BUS_HSTIMER] = { 0x2c0, BIT(19) },
853 [RST_BUS_SPI0] = { 0x2c0, BIT(20) },
854 [RST_BUS_SPI1] = { 0x2c0, BIT(21) },
855 [RST_BUS_OTG] = { 0x2c0, BIT(23) },
856 [RST_BUS_EHCI0] = { 0x2c0, BIT(24) },
857 [RST_BUS_EHCI1] = { 0x2c0, BIT(25) },
858 [RST_BUS_OHCI0] = { 0x2c0, BIT(28) },
859 [RST_BUS_OHCI1] = { 0x2c0, BIT(29) },
860
861 [RST_BUS_VE] = { 0x2c4, BIT(0) },
862 [RST_BUS_TCON0] = { 0x2c4, BIT(3) },
863 [RST_BUS_TCON1] = { 0x2c4, BIT(4) },
864 [RST_BUS_DEINTERLACE] = { 0x2c4, BIT(5) },
865 [RST_BUS_CSI] = { 0x2c4, BIT(8) },
866 [RST_BUS_HDMI0] = { 0x2c4, BIT(10) },
867 [RST_BUS_HDMI1] = { 0x2c4, BIT(11) },
868 [RST_BUS_DE] = { 0x2c4, BIT(12) },
869 [RST_BUS_GPU] = { 0x2c4, BIT(20) },
870 [RST_BUS_MSGBOX] = { 0x2c4, BIT(21) },
871 [RST_BUS_SPINLOCK] = { 0x2c4, BIT(22) },
872 [RST_BUS_DBG] = { 0x2c4, BIT(31) },
873
874 [RST_BUS_LVDS] = { 0x2c8, BIT(0) },
875
876 [RST_BUS_CODEC] = { 0x2d0, BIT(0) },
877 [RST_BUS_SPDIF] = { 0x2d0, BIT(1) },
878 [RST_BUS_THS] = { 0x2d0, BIT(8) },
879 [RST_BUS_I2S0] = { 0x2d0, BIT(12) },
880 [RST_BUS_I2S1] = { 0x2d0, BIT(13) },
881 [RST_BUS_I2S2] = { 0x2d0, BIT(14) },
882
883 [RST_BUS_I2C0] = { 0x2d8, BIT(0) },
884 [RST_BUS_I2C1] = { 0x2d8, BIT(1) },
885 [RST_BUS_I2C2] = { 0x2d8, BIT(2) },
886 [RST_BUS_SCR] = { 0x2d8, BIT(5) },
887 [RST_BUS_UART0] = { 0x2d8, BIT(16) },
888 [RST_BUS_UART1] = { 0x2d8, BIT(17) },
889 [RST_BUS_UART2] = { 0x2d8, BIT(18) },
890 [RST_BUS_UART3] = { 0x2d8, BIT(19) },
891 [RST_BUS_UART4] = { 0x2d8, BIT(20) },
892 };
893
894 static const struct sunxi_ccu_desc sun50i_a64_ccu_desc = {
895 .ccu_clks = sun50i_a64_ccu_clks,
896 .num_ccu_clks = ARRAY_SIZE(sun50i_a64_ccu_clks),
897
898 .hw_clks = &sun50i_a64_hw_clks,
899
900 .resets = sun50i_a64_ccu_resets,
901 .num_resets = ARRAY_SIZE(sun50i_a64_ccu_resets),
902 };
903
904 static struct ccu_pll_nb sun50i_a64_pll_cpu_nb = {
905 .common = &pll_cpux_clk.common,
906 /* copy from pll_cpux_clk */
907 .enable = BIT(31),
908 .lock = BIT(28),
909 };
910
911 static struct ccu_mux_nb sun50i_a64_cpu_nb = {
912 .common = &cpux_clk.common,
913 .cm = &cpux_clk.mux,
914 .delay_us = 1, /* > 8 clock cycles at 24 MHz */
915 .bypass_index = 1, /* index of 24 MHz oscillator */
916 };
917
918 static int sun50i_a64_ccu_probe(struct platform_device *pdev)
919 {
920 struct resource *res;
921 void __iomem *reg;
922 u32 val;
923 int ret;
924
925 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
926 reg = devm_ioremap_resource(&pdev->dev, res);
927 if (IS_ERR(reg))
928 return PTR_ERR(reg);
929
930 /* Force the PLL-Audio-1x divider to 4 */
931 val = readl(reg + SUN50I_A64_PLL_AUDIO_REG);
932 val &= ~GENMASK(19, 16);
933 writel(val | (3 << 16), reg + SUN50I_A64_PLL_AUDIO_REG);
934
935 writel(0x515, reg + SUN50I_A64_PLL_MIPI_REG);
936
937 ret = sunxi_ccu_probe(pdev->dev.of_node, reg, &sun50i_a64_ccu_desc);
938 if (ret)
939 return ret;
940
941 /* Gate then ungate PLL CPU after any rate changes */
942 ccu_pll_notifier_register(&sun50i_a64_pll_cpu_nb);
943
944 /* Reparent CPU during PLL CPU rate changes */
945 ccu_mux_notifier_register(pll_cpux_clk.common.hw.clk,
946 &sun50i_a64_cpu_nb);
947
948 return 0;
949 }
950
951 static const struct of_device_id sun50i_a64_ccu_ids[] = {
952 { .compatible = "allwinner,sun50i-a64-ccu" },
953 { }
954 };
955
956 static struct platform_driver sun50i_a64_ccu_driver = {
957 .probe = sun50i_a64_ccu_probe,
958 .driver = {
959 .name = "sun50i-a64-ccu",
960 .of_match_table = sun50i_a64_ccu_ids,
961 },
962 };
963 builtin_platform_driver(sun50i_a64_ccu_driver);
Linux with added FPC-III support