drivers/net/ethernet/qlogic/qed/qed_init_ops.c

   1 /* QLogic qed NIC Driver
   2  * Copyright (c) 2015-2017  QLogic Corporation
   3  *
   4  * This software is available to you under a choice of one of two
   5  * licenses.  You may choose to be licensed under the terms of the GNU
   6  * General Public License (GPL) Version 2, available from the file
   7  * COPYING in the main directory of this source tree, or the
   8  * OpenIB.org BSD license below:
   9  *
  10  *     Redistribution and use in source and binary forms, with or
  11  *     without modification, are permitted provided that the following
  12  *     conditions are met:
  13  *
  14  *      - Redistributions of source code must retain the above
  15  *        copyright notice, this list of conditions and the following
  16  *        disclaimer.
  17  *
  18  *      - Redistributions in binary form must reproduce the above
  19  *        copyright notice, this list of conditions and the following
  20  *        disclaimer in the documentation and /or other materials
  21  *        provided with the distribution.
  22  *
  23  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27  * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28  * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30  * SOFTWARE.
  31  */
  32
  33 #include <linux/types.h>
  34 #include <linux/io.h>
  35 #include <linux/delay.h>
  36 #include <linux/errno.h>
  37 #include <linux/kernel.h>
  38 #include <linux/slab.h>
  39 #include <linux/string.h>
  40 #include "qed.h"
  41 #include "qed_hsi.h"
  42 #include "qed_hw.h"
  43 #include "qed_init_ops.h"
  44 #include "qed_reg_addr.h"
  45 #include "qed_sriov.h"
  46
  47 #define QED_INIT_MAX_POLL_COUNT 100
  48 #define QED_INIT_POLL_PERIOD_US 500
  49
  50 static u32 pxp_global_win[] = {
  51         0,
  52         0,
  53         0x1c02, /* win 2: addr=0x1c02000, size=4096 bytes */
  54         0x1c80, /* win 3: addr=0x1c80000, size=4096 bytes */
  55         0x1d00, /* win 4: addr=0x1d00000, size=4096 bytes */
  56         0x1d01, /* win 5: addr=0x1d01000, size=4096 bytes */
  57         0x1d80, /* win 6: addr=0x1d80000, size=4096 bytes */
  58         0x1d81, /* win 7: addr=0x1d81000, size=4096 bytes */
  59         0x1d82, /* win 8: addr=0x1d82000, size=4096 bytes */
  60         0x1e00, /* win 9: addr=0x1e00000, size=4096 bytes */
  61         0x1e80, /* win 10: addr=0x1e80000, size=4096 bytes */
  62         0x1f00, /* win 11: addr=0x1f00000, size=4096 bytes */
  63         0,
  64         0,
  65         0,
  66         0,
  67         0,
  68         0,
  69         0,
  70 };
  71
  72 void qed_init_iro_array(struct qed_dev *cdev)
  73 {
  74         cdev->iro_arr = iro_arr;
  75 }
  76
  77 /* Runtime configuration helpers */
  78 void qed_init_clear_rt_data(struct qed_hwfn *p_hwfn)
  79 {
  80         int i;
  81
  82         for (i = 0; i < RUNTIME_ARRAY_SIZE; i++)
  83                 p_hwfn->rt_data.b_valid[i] = false;
  84 }
  85
  86 void qed_init_store_rt_reg(struct qed_hwfn *p_hwfn, u32 rt_offset, u32 val)
  87 {
  88         p_hwfn->rt_data.init_val[rt_offset] = val;
  89         p_hwfn->rt_data.b_valid[rt_offset] = true;
  90 }
  91
  92 void qed_init_store_rt_agg(struct qed_hwfn *p_hwfn,
  93                            u32 rt_offset, u32 *p_val, size_t size)
  94 {
  95         size_t i;
  96
  97         for (i = 0; i < size / sizeof(u32); i++) {
  98                 p_hwfn->rt_data.init_val[rt_offset + i] = p_val[i];
  99                 p_hwfn->rt_data.b_valid[rt_offset + i]  = true;
 100         }
 101 }
 102
 103 static int qed_init_rt(struct qed_hwfn  *p_hwfn,
 104                        struct qed_ptt *p_ptt,
 105                        u32 addr, u16 rt_offset, u16 size, bool b_must_dmae)
 106 {
 107         u32 *p_init_val = &p_hwfn->rt_data.init_val[rt_offset];
 108         bool *p_valid = &p_hwfn->rt_data.b_valid[rt_offset];
 109         u16 i, segment;
 110         int rc = 0;
 111
 112         /* Since not all RT entries are initialized, go over the RT and
 113          * for each segment of initialized values use DMA.
 114          */
 115         for (i = 0; i < size; i++) {
 116                 if (!p_valid[i])
 117                         continue;
 118
 119                 /* In case there isn't any wide-bus configuration here,
 120                  * simply write the data instead of using dmae.
 121                  */
 122                 if (!b_must_dmae) {
 123                         qed_wr(p_hwfn, p_ptt, addr + (i << 2), p_init_val[i]);
 124                         continue;
 125                 }
 126
 127                 /* Start of a new segment */
 128                 for (segment = 1; i + segment < size; segment++)
 129                         if (!p_valid[i + segment])
 130                                 break;
 131
 132                 rc = qed_dmae_host2grc(p_hwfn, p_ptt,
 133                                        (uintptr_t)(p_init_val + i),
 134                                        addr + (i << 2), segment, 0);
 135                 if (rc)
 136                         return rc;
 137
 138                 /* Jump over the entire segment, including invalid entry */
 139                 i += segment;
 140         }
 141
 142         return rc;
 143 }
 144
 145 int qed_init_alloc(struct qed_hwfn *p_hwfn)
 146 {
 147         struct qed_rt_data *rt_data = &p_hwfn->rt_data;
 148
 149         if (IS_VF(p_hwfn->cdev))
 150                 return 0;
 151
 152         rt_data->b_valid = kcalloc(RUNTIME_ARRAY_SIZE, sizeof(bool),
 153                                    GFP_KERNEL);
 154         if (!rt_data->b_valid)
 155                 return -ENOMEM;
 156
 157         rt_data->init_val = kcalloc(RUNTIME_ARRAY_SIZE, sizeof(u32),
 158                                     GFP_KERNEL);
 159         if (!rt_data->init_val) {
 160                 kfree(rt_data->b_valid);
 161                 rt_data->b_valid = NULL;
 162                 return -ENOMEM;
 163         }
 164
 165         return 0;
 166 }
 167
 168 void qed_init_free(struct qed_hwfn *p_hwfn)
 169 {
 170         kfree(p_hwfn->rt_data.init_val);
 171         p_hwfn->rt_data.init_val = NULL;
 172         kfree(p_hwfn->rt_data.b_valid);
 173         p_hwfn->rt_data.b_valid = NULL;
 174 }
 175
 176 static int qed_init_array_dmae(struct qed_hwfn *p_hwfn,
 177                                struct qed_ptt *p_ptt,
 178                                u32 addr,
 179                                u32 dmae_data_offset,
 180                                u32 size,
 181                                const u32 *buf,
 182                                bool b_must_dmae,
 183                                bool b_can_dmae)
 184 {
 185         int rc = 0;
 186
 187         /* Perform DMAE only for lengthy enough sections or for wide-bus */
 188         if (!b_can_dmae || (!b_must_dmae && (size < 16))) {
 189                 const u32 *data = buf + dmae_data_offset;
 190                 u32 i;
 191
 192                 for (i = 0; i < size; i++)
 193                         qed_wr(p_hwfn, p_ptt, addr + (i << 2), data[i]);
 194         } else {
 195                 rc = qed_dmae_host2grc(p_hwfn, p_ptt,
 196                                        (uintptr_t)(buf + dmae_data_offset),
 197                                        addr, size, 0);
 198         }
 199
 200         return rc;
 201 }
 202
 203 static int qed_init_fill_dmae(struct qed_hwfn *p_hwfn,
 204                               struct qed_ptt *p_ptt,
 205                               u32 addr, u32 fill, u32 fill_count)
 206 {
 207         static u32 zero_buffer[DMAE_MAX_RW_SIZE];
 208
 209         memset(zero_buffer, 0, sizeof(u32) * DMAE_MAX_RW_SIZE);
 210
 211         /* invoke the DMAE virtual/physical buffer API with
 212          * 1. DMAE init channel
 213          * 2. addr,
 214          * 3. p_hwfb->temp_data,
 215          * 4. fill_count
 216          */
 217
 218         return qed_dmae_host2grc(p_hwfn, p_ptt,
 219                                  (uintptr_t)(&zero_buffer[0]),
 220                                  addr, fill_count, QED_DMAE_FLAG_RW_REPL_SRC);
 221 }
 222
 223 static void qed_init_fill(struct qed_hwfn *p_hwfn,
 224                           struct qed_ptt *p_ptt,
 225                           u32 addr, u32 fill, u32 fill_count)
 226 {
 227         u32 i;
 228
 229         for (i = 0; i < fill_count; i++, addr += sizeof(u32))
 230                 qed_wr(p_hwfn, p_ptt, addr, fill);
 231 }
 232
 233 static int qed_init_cmd_array(struct qed_hwfn *p_hwfn,
 234                               struct qed_ptt *p_ptt,
 235                               struct init_write_op *cmd,
 236                               bool b_must_dmae, bool b_can_dmae)
 237 {
 238         u32 dmae_array_offset = le32_to_cpu(cmd->args.array_offset);
 239         u32 data = le32_to_cpu(cmd->data);
 240         u32 addr = GET_FIELD(data, INIT_WRITE_OP_ADDRESS) << 2;
 241
 242         u32 offset, output_len, input_len, max_size;
 243         struct qed_dev *cdev = p_hwfn->cdev;
 244         union init_array_hdr *hdr;
 245         const u32 *array_data;
 246         int rc = 0;
 247         u32 size;
 248
 249         array_data = cdev->fw_data->arr_data;
 250
 251         hdr = (union init_array_hdr *)(array_data + dmae_array_offset);
 252         data = le32_to_cpu(hdr->raw.data);
 253         switch (GET_FIELD(data, INIT_ARRAY_RAW_HDR_TYPE)) {
 254         case INIT_ARR_ZIPPED:
 255                 offset = dmae_array_offset + 1;
 256                 input_len = GET_FIELD(data,
 257                                       INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE);
 258                 max_size = MAX_ZIPPED_SIZE * 4;
 259                 memset(p_hwfn->unzip_buf, 0, max_size);
 260
 261                 output_len = qed_unzip_data(p_hwfn, input_len,
 262                                             (u8 *)&array_data[offset],
 263                                             max_size, (u8 *)p_hwfn->unzip_buf);
 264                 if (output_len) {
 265                         rc = qed_init_array_dmae(p_hwfn, p_ptt, addr, 0,
 266                                                  output_len,
 267                                                  p_hwfn->unzip_buf,
 268                                                  b_must_dmae, b_can_dmae);
 269                 } else {
 270                         DP_NOTICE(p_hwfn, "Failed to unzip dmae data\n");
 271                         rc = -EINVAL;
 272                 }
 273                 break;
 274         case INIT_ARR_PATTERN:
 275         {
 276                 u32 repeats = GET_FIELD(data,
 277                                         INIT_ARRAY_PATTERN_HDR_REPETITIONS);
 278                 u32 i;
 279
 280                 size = GET_FIELD(data, INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE);
 281
 282                 for (i = 0; i < repeats; i++, addr += size << 2) {
 283                         rc = qed_init_array_dmae(p_hwfn, p_ptt, addr,
 284                                                  dmae_array_offset + 1,
 285                                                  size, array_data,
 286                                                  b_must_dmae, b_can_dmae);
 287                         if (rc)
 288                                 break;
 289                 }
 290                 break;
 291         }
 292         case INIT_ARR_STANDARD:
 293                 size = GET_FIELD(data, INIT_ARRAY_STANDARD_HDR_SIZE);
 294                 rc = qed_init_array_dmae(p_hwfn, p_ptt, addr,
 295                                          dmae_array_offset + 1,
 296                                          size, array_data,
 297                                          b_must_dmae, b_can_dmae);
 298                 break;
 299         }
 300
 301         return rc;
 302 }
 303
 304 /* init_ops write command */
 305 static int qed_init_cmd_wr(struct qed_hwfn *p_hwfn,
 306                            struct qed_ptt *p_ptt,
 307                            struct init_write_op *p_cmd, bool b_can_dmae)
 308 {
 309         u32 data = le32_to_cpu(p_cmd->data);
 310         bool b_must_dmae = GET_FIELD(data, INIT_WRITE_OP_WIDE_BUS);
 311         u32 addr = GET_FIELD(data, INIT_WRITE_OP_ADDRESS) << 2;
 312         union init_write_args *arg = &p_cmd->args;
 313         int rc = 0;
 314
 315         /* Sanitize */
 316         if (b_must_dmae && !b_can_dmae) {
 317                 DP_NOTICE(p_hwfn,
 318                           "Need to write to %08x for Wide-bus but DMAE isn't allowed\n",
 319                           addr);
 320                 return -EINVAL;
 321         }
 322
 323         switch (GET_FIELD(data, INIT_WRITE_OP_SOURCE)) {
 324         case INIT_SRC_INLINE:
 325                 data = le32_to_cpu(p_cmd->args.inline_val);
 326                 qed_wr(p_hwfn, p_ptt, addr, data);
 327                 break;
 328         case INIT_SRC_ZEROS:
 329                 data = le32_to_cpu(p_cmd->args.zeros_count);
 330                 if (b_must_dmae || (b_can_dmae && (data >= 64)))
 331                         rc = qed_init_fill_dmae(p_hwfn, p_ptt, addr, 0, data);
 332                 else
 333                         qed_init_fill(p_hwfn, p_ptt, addr, 0, data);
 334                 break;
 335         case INIT_SRC_ARRAY:
 336                 rc = qed_init_cmd_array(p_hwfn, p_ptt, p_cmd,
 337                                         b_must_dmae, b_can_dmae);
 338                 break;
 339         case INIT_SRC_RUNTIME:
 340                 qed_init_rt(p_hwfn, p_ptt, addr,
 341                             le16_to_cpu(arg->runtime.offset),
 342                             le16_to_cpu(arg->runtime.size),
 343                             b_must_dmae);
 344                 break;
 345         }
 346
 347         return rc;
 348 }
 349
 350 static inline bool comp_eq(u32 val, u32 expected_val)
 351 {
 352         return val == expected_val;
 353 }
 354
 355 static inline bool comp_and(u32 val, u32 expected_val)
 356 {
 357         return (val & expected_val) == expected_val;
 358 }
 359
 360 static inline bool comp_or(u32 val, u32 expected_val)
 361 {
 362         return (val | expected_val) > 0;
 363 }
 364
 365 /* init_ops read/poll commands */
 366 static void qed_init_cmd_rd(struct qed_hwfn *p_hwfn,
 367                             struct qed_ptt *p_ptt, struct init_read_op *cmd)
 368 {
 369         bool (*comp_check)(u32 val, u32 expected_val);
 370         u32 delay = QED_INIT_POLL_PERIOD_US, val;
 371         u32 data, addr, poll;
 372         int i;
 373
 374         data = le32_to_cpu(cmd->op_data);
 375         addr = GET_FIELD(data, INIT_READ_OP_ADDRESS) << 2;
 376         poll = GET_FIELD(data, INIT_READ_OP_POLL_TYPE);
 377
 378
 379         val = qed_rd(p_hwfn, p_ptt, addr);
 380
 381         if (poll == INIT_POLL_NONE)
 382                 return;
 383
 384         switch (poll) {
 385         case INIT_POLL_EQ:
 386                 comp_check = comp_eq;
 387                 break;
 388         case INIT_POLL_OR:
 389                 comp_check = comp_or;
 390                 break;
 391         case INIT_POLL_AND:
 392                 comp_check = comp_and;
 393                 break;
 394         default:
 395                 DP_ERR(p_hwfn, "Invalid poll comparison type %08x\n",
 396                        cmd->op_data);
 397                 return;
 398         }
 399
 400         data = le32_to_cpu(cmd->expected_val);
 401         for (i = 0;
 402              i < QED_INIT_MAX_POLL_COUNT && !comp_check(val, data);
 403              i++) {
 404                 udelay(delay);
 405                 val = qed_rd(p_hwfn, p_ptt, addr);
 406         }
 407
 408         if (i == QED_INIT_MAX_POLL_COUNT) {
 409                 DP_ERR(p_hwfn,
 410                        "Timeout when polling reg: 0x%08x [ Waiting-for: %08x Got: %08x (comparison %08x)]\n",
 411                        addr, le32_to_cpu(cmd->expected_val),
 412                        val, le32_to_cpu(cmd->op_data));
 413         }
 414 }
 415
 416 /* init_ops callbacks entry point */
 417 static int qed_init_cmd_cb(struct qed_hwfn *p_hwfn,
 418                            struct qed_ptt *p_ptt,
 419                            struct init_callback_op *p_cmd)
 420 {
 421         int rc;
 422
 423         switch (p_cmd->callback_id) {
 424         case DMAE_READY_CB:
 425                 rc = qed_dmae_sanity(p_hwfn, p_ptt, "engine_phase");
 426                 break;
 427         default:
 428                 DP_NOTICE(p_hwfn, "Unexpected init op callback ID %d\n",
 429                           p_cmd->callback_id);
 430                 return -EINVAL;
 431         }
 432
 433         return rc;
 434 }
 435
 436 static u8 qed_init_cmd_mode_match(struct qed_hwfn *p_hwfn,
 437                                   u16 *p_offset, int modes)
 438 {
 439         struct qed_dev *cdev = p_hwfn->cdev;
 440         const u8 *modes_tree_buf;
 441         u8 arg1, arg2, tree_val;
 442
 443         modes_tree_buf = cdev->fw_data->modes_tree_buf;
 444         tree_val = modes_tree_buf[(*p_offset)++];
 445         switch (tree_val) {
 446         case INIT_MODE_OP_NOT:
 447                 return qed_init_cmd_mode_match(p_hwfn, p_offset, modes) ^ 1;
 448         case INIT_MODE_OP_OR:
 449                 arg1 = qed_init_cmd_mode_match(p_hwfn, p_offset, modes);
 450                 arg2 = qed_init_cmd_mode_match(p_hwfn, p_offset, modes);
 451                 return arg1 | arg2;
 452         case INIT_MODE_OP_AND:
 453                 arg1 = qed_init_cmd_mode_match(p_hwfn, p_offset, modes);
 454                 arg2 = qed_init_cmd_mode_match(p_hwfn, p_offset, modes);
 455                 return arg1 & arg2;
 456         default:
 457                 tree_val -= MAX_INIT_MODE_OPS;
 458                 return (modes & BIT(tree_val)) ? 1 : 0;
 459         }
 460 }
 461
 462 static u32 qed_init_cmd_mode(struct qed_hwfn *p_hwfn,
 463                              struct init_if_mode_op *p_cmd, int modes)
 464 {
 465         u16 offset = le16_to_cpu(p_cmd->modes_buf_offset);
 466
 467         if (qed_init_cmd_mode_match(p_hwfn, &offset, modes))
 468                 return 0;
 469         else
 470                 return GET_FIELD(le32_to_cpu(p_cmd->op_data),
 471                                  INIT_IF_MODE_OP_CMD_OFFSET);
 472 }
 473
 474 static u32 qed_init_cmd_phase(struct qed_hwfn *p_hwfn,
 475                               struct init_if_phase_op *p_cmd,
 476                               u32 phase, u32 phase_id)
 477 {
 478         u32 data = le32_to_cpu(p_cmd->phase_data);
 479         u32 op_data = le32_to_cpu(p_cmd->op_data);
 480
 481         if (!(GET_FIELD(data, INIT_IF_PHASE_OP_PHASE) == phase &&
 482               (GET_FIELD(data, INIT_IF_PHASE_OP_PHASE_ID) == ANY_PHASE_ID ||
 483                GET_FIELD(data, INIT_IF_PHASE_OP_PHASE_ID) == phase_id)))
 484                 return GET_FIELD(op_data, INIT_IF_PHASE_OP_CMD_OFFSET);
 485         else
 486                 return 0;
 487 }
 488
 489 int qed_init_run(struct qed_hwfn *p_hwfn,
 490                  struct qed_ptt *p_ptt, int phase, int phase_id, int modes)
 491 {
 492         struct qed_dev *cdev = p_hwfn->cdev;
 493         u32 cmd_num, num_init_ops;
 494         union init_op *init_ops;
 495         bool b_dmae = false;
 496         int rc = 0;
 497
 498         num_init_ops = cdev->fw_data->init_ops_size;
 499         init_ops = cdev->fw_data->init_ops;
 500
 501         p_hwfn->unzip_buf = kzalloc(MAX_ZIPPED_SIZE * 4, GFP_ATOMIC);
 502         if (!p_hwfn->unzip_buf)
 503                 return -ENOMEM;
 504
 505         for (cmd_num = 0; cmd_num < num_init_ops; cmd_num++) {
 506                 union init_op *cmd = &init_ops[cmd_num];
 507                 u32 data = le32_to_cpu(cmd->raw.op_data);
 508
 509                 switch (GET_FIELD(data, INIT_CALLBACK_OP_OP)) {
 510                 case INIT_OP_WRITE:
 511                         rc = qed_init_cmd_wr(p_hwfn, p_ptt, &cmd->write,
 512                                              b_dmae);
 513                         break;
 514                 case INIT_OP_READ:
 515                         qed_init_cmd_rd(p_hwfn, p_ptt, &cmd->read);
 516                         break;
 517                 case INIT_OP_IF_MODE:
 518                         cmd_num += qed_init_cmd_mode(p_hwfn, &cmd->if_mode,
 519                                                      modes);
 520                         break;
 521                 case INIT_OP_IF_PHASE:
 522                         cmd_num += qed_init_cmd_phase(p_hwfn, &cmd->if_phase,
 523                                                       phase, phase_id);
 524                         b_dmae = GET_FIELD(data, INIT_IF_PHASE_OP_DMAE_ENABLE);
 525                         break;
 526                 case INIT_OP_DELAY:
 527                         /* qed_init_run is always invoked from
 528                          * sleep-able context
 529                          */
 530                         udelay(le32_to_cpu(cmd->delay.delay));
 531                         break;
 532
 533                 case INIT_OP_CALLBACK:
 534                         rc = qed_init_cmd_cb(p_hwfn, p_ptt, &cmd->callback);
 535                         break;
 536                 }
 537
 538                 if (rc)
 539                         break;
 540         }
 541
 542         kfree(p_hwfn->unzip_buf);
 543         p_hwfn->unzip_buf = NULL;
 544         return rc;
 545 }
 546
 547 void qed_gtt_init(struct qed_hwfn *p_hwfn)
 548 {
 549         u32 gtt_base;
 550         u32 i;
 551
 552         /* Set the global windows */
 553         gtt_base = PXP_PF_WINDOW_ADMIN_START + PXP_PF_WINDOW_ADMIN_GLOBAL_START;
 554
 555         for (i = 0; i < ARRAY_SIZE(pxp_global_win); i++)
 556                 if (pxp_global_win[i])
 557                         REG_WR(p_hwfn, gtt_base + i * PXP_GLOBAL_ENTRY_SIZE,
 558                                pxp_global_win[i]);
 559 }
 560
 561 int qed_init_fw_data(struct qed_dev *cdev, const u8 *data)
 562 {
 563         struct qed_fw_data *fw = cdev->fw_data;
 564         struct bin_buffer_hdr *buf_hdr;
 565         u32 offset, len;
 566
 567         if (!data) {
 568                 DP_NOTICE(cdev, "Invalid fw data\n");
 569                 return -EINVAL;
 570         }
 571
 572         /* First Dword contains metadata and should be skipped */
 573         buf_hdr = (struct bin_buffer_hdr *)data;
 574
 575         offset = buf_hdr[BIN_BUF_INIT_FW_VER_INFO].offset;
 576         fw->fw_ver_info = (struct fw_ver_info *)(data + offset);
 577
 578         offset = buf_hdr[BIN_BUF_INIT_CMD].offset;
 579         fw->init_ops = (union init_op *)(data + offset);
 580
 581         offset = buf_hdr[BIN_BUF_INIT_VAL].offset;
 582         fw->arr_data = (u32 *)(data + offset);
 583
 584         offset = buf_hdr[BIN_BUF_INIT_MODE_TREE].offset;
 585         fw->modes_tree_buf = (u8 *)(data + offset);
 586         len = buf_hdr[BIN_BUF_INIT_CMD].length;
 587         fw->init_ops_size = len / sizeof(struct init_raw_op);
 588
 589         return 0;
 590 }