?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Linux 4.19.133
[linux/fpc-iii.git] / drivers / usb / renesas_usbhs / fifo.c
blobaeb53ec5cc6ab409dddc2cc2dbca38ecc86eb274
1 // SPDX-License-Identifier: GPL-1.0+
2 /*
3 * Renesas USB driver
4 *
5 * Copyright (C) 2011 Renesas Solutions Corp.
6 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
7 */
8 #include <linux/delay.h>
9 #include <linux/io.h>
10 #include <linux/scatterlist.h>
11 #include "common.h"
12 #include "pipe.h"
13
14 #define usbhsf_get_cfifo(p) (&((p)->fifo_info.cfifo))
15 #define usbhsf_is_cfifo(p, f) (usbhsf_get_cfifo(p) == f)
16
17 #define usbhsf_fifo_is_busy(f) ((f)->pipe) /* see usbhs_pipe_select_fifo */
18
19 /*
20 * packet initialize
21 */
22 void usbhs_pkt_init(struct usbhs_pkt *pkt)
23 {
24 INIT_LIST_HEAD(&pkt->node);
25 }
26
27 /*
28 * packet control function
29 */
30 static int usbhsf_null_handle(struct usbhs_pkt *pkt, int *is_done)
31 {
32 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
33 struct device *dev = usbhs_priv_to_dev(priv);
34
35 dev_err(dev, "null handler\n");
36
37 return -EINVAL;
38 }
39
40 static const struct usbhs_pkt_handle usbhsf_null_handler = {
41 .prepare = usbhsf_null_handle,
42 .try_run = usbhsf_null_handle,
43 };
44
45 void usbhs_pkt_push(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt,
46 void (*done)(struct usbhs_priv *priv,
47 struct usbhs_pkt *pkt),
48 void *buf, int len, int zero, int sequence)
49 {
50 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
51 struct device *dev = usbhs_priv_to_dev(priv);
52 unsigned long flags;
53
54 if (!done) {
55 dev_err(dev, "no done function\n");
56 return;
57 }
58
59 /******************** spin lock ********************/
60 usbhs_lock(priv, flags);
61
62 if (!pipe->handler) {
63 dev_err(dev, "no handler function\n");
64 pipe->handler = &usbhsf_null_handler;
65 }
66
67 list_move_tail(&pkt->node, &pipe->list);
68
69 /*
70 * each pkt must hold own handler.
71 * because handler might be changed by its situation.
72 * dma handler -> pio handler.
73 */
74 pkt->pipe = pipe;
75 pkt->buf = buf;
76 pkt->handler = pipe->handler;
77 pkt->length = len;
78 pkt->zero = zero;
79 pkt->actual = 0;
80 pkt->done = done;
81 pkt->sequence = sequence;
82
83 usbhs_unlock(priv, flags);
84 /******************** spin unlock ******************/
85 }
86
87 static void __usbhsf_pkt_del(struct usbhs_pkt *pkt)
88 {
89 list_del_init(&pkt->node);
90 }
91
92 struct usbhs_pkt *__usbhsf_pkt_get(struct usbhs_pipe *pipe)
93 {
94 return list_first_entry_or_null(&pipe->list, struct usbhs_pkt, node);
95 }
96
97 static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
98 struct usbhs_fifo *fifo);
99 static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
100 struct usbhs_pkt *pkt);
101 #define usbhsf_dma_map(p) __usbhsf_dma_map_ctrl(p, 1)
102 #define usbhsf_dma_unmap(p) __usbhsf_dma_map_ctrl(p, 0)
103 static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map);
104 struct usbhs_pkt *usbhs_pkt_pop(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt)
105 {
106 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
107 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
108 unsigned long flags;
109
110 /******************** spin lock ********************/
111 usbhs_lock(priv, flags);
112
113 usbhs_pipe_disable(pipe);
114
115 if (!pkt)
116 pkt = __usbhsf_pkt_get(pipe);
117
118 if (pkt) {
119 struct dma_chan *chan = NULL;
120
121 if (fifo)
122 chan = usbhsf_dma_chan_get(fifo, pkt);
123 if (chan) {
124 dmaengine_terminate_all(chan);
125 usbhsf_dma_unmap(pkt);
126 }
127
128 usbhs_pipe_clear_without_sequence(pipe, 0, 0);
129
130 __usbhsf_pkt_del(pkt);
131 }
132
133 if (fifo)
134 usbhsf_fifo_unselect(pipe, fifo);
135
136 usbhs_unlock(priv, flags);
137 /******************** spin unlock ******************/
138
139 return pkt;
140 }
141
142 enum {
143 USBHSF_PKT_PREPARE,
144 USBHSF_PKT_TRY_RUN,
145 USBHSF_PKT_DMA_DONE,
146 };
147
148 static int usbhsf_pkt_handler(struct usbhs_pipe *pipe, int type)
149 {
150 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
151 struct usbhs_pkt *pkt;
152 struct device *dev = usbhs_priv_to_dev(priv);
153 int (*func)(struct usbhs_pkt *pkt, int *is_done);
154 unsigned long flags;
155 int ret = 0;
156 int is_done = 0;
157
158 /******************** spin lock ********************/
159 usbhs_lock(priv, flags);
160
161 pkt = __usbhsf_pkt_get(pipe);
162 if (!pkt)
163 goto __usbhs_pkt_handler_end;
164
165 switch (type) {
166 case USBHSF_PKT_PREPARE:
167 func = pkt->handler->prepare;
168 break;
169 case USBHSF_PKT_TRY_RUN:
170 func = pkt->handler->try_run;
171 break;
172 case USBHSF_PKT_DMA_DONE:
173 func = pkt->handler->dma_done;
174 break;
175 default:
176 dev_err(dev, "unknown pkt handler\n");
177 goto __usbhs_pkt_handler_end;
178 }
179
180 if (likely(func))
181 ret = func(pkt, &is_done);
182
183 if (is_done)
184 __usbhsf_pkt_del(pkt);
185
186 __usbhs_pkt_handler_end:
187 usbhs_unlock(priv, flags);
188 /******************** spin unlock ******************/
189
190 if (is_done) {
191 pkt->done(priv, pkt);
192 usbhs_pkt_start(pipe);
193 }
194
195 return ret;
196 }
197
198 void usbhs_pkt_start(struct usbhs_pipe *pipe)
199 {
200 usbhsf_pkt_handler(pipe, USBHSF_PKT_PREPARE);
201 }
202
203 /*
204 * irq enable/disable function
205 */
206 #define usbhsf_irq_empty_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_bempsts, e)
207 #define usbhsf_irq_ready_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_brdysts, e)
208 #define usbhsf_irq_callback_ctrl(pipe, status, enable) \
209 ({ \
210 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe); \
211 struct usbhs_mod *mod = usbhs_mod_get_current(priv); \
212 u16 status = (1 << usbhs_pipe_number(pipe)); \
213 if (!mod) \
214 return; \
215 if (enable) \
216 mod->status |= status; \
217 else \
218 mod->status &= ~status; \
219 usbhs_irq_callback_update(priv, mod); \
220 })
221
222 static void usbhsf_tx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
223 {
224 /*
225 * And DCP pipe can NOT use "ready interrupt" for "send"
226 * it should use "empty" interrupt.
227 * see
228 * "Operation" - "Interrupt Function" - "BRDY Interrupt"
229 *
230 * on the other hand, normal pipe can use "ready interrupt" for "send"
231 * even though it is single/double buffer
232 */
233 if (usbhs_pipe_is_dcp(pipe))
234 usbhsf_irq_empty_ctrl(pipe, enable);
235 else
236 usbhsf_irq_ready_ctrl(pipe, enable);
237 }
238
239 static void usbhsf_rx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
240 {
241 usbhsf_irq_ready_ctrl(pipe, enable);
242 }
243
244 /*
245 * FIFO ctrl
246 */
247 static void usbhsf_send_terminator(struct usbhs_pipe *pipe,
248 struct usbhs_fifo *fifo)
249 {
250 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
251
252 usbhs_bset(priv, fifo->ctr, BVAL, BVAL);
253 }
254
255 static int usbhsf_fifo_barrier(struct usbhs_priv *priv,
256 struct usbhs_fifo *fifo)
257 {
258 /* The FIFO port is accessible */
259 if (usbhs_read(priv, fifo->ctr) & FRDY)
260 return 0;
261
262 return -EBUSY;
263 }
264
265 static void usbhsf_fifo_clear(struct usbhs_pipe *pipe,
266 struct usbhs_fifo *fifo)
267 {
268 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
269 int ret = 0;
270
271 if (!usbhs_pipe_is_dcp(pipe)) {
272 /*
273 * This driver checks the pipe condition first to avoid -EBUSY
274 * from usbhsf_fifo_barrier() if the pipe is RX direction and
275 * empty.
276 */
277 if (usbhs_pipe_is_dir_in(pipe))
278 ret = usbhs_pipe_is_accessible(pipe);
279 if (!ret)
280 ret = usbhsf_fifo_barrier(priv, fifo);
281 }
282
283 /*
284 * if non-DCP pipe, this driver should set BCLR when
285 * usbhsf_fifo_barrier() returns 0.
286 */
287 if (!ret)
288 usbhs_write(priv, fifo->ctr, BCLR);
289 }
290
291 static int usbhsf_fifo_rcv_len(struct usbhs_priv *priv,
292 struct usbhs_fifo *fifo)
293 {
294 return usbhs_read(priv, fifo->ctr) & DTLN_MASK;
295 }
296
297 static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
298 struct usbhs_fifo *fifo)
299 {
300 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
301
302 usbhs_pipe_select_fifo(pipe, NULL);
303 usbhs_write(priv, fifo->sel, 0);
304 }
305
306 static int usbhsf_fifo_select(struct usbhs_pipe *pipe,
307 struct usbhs_fifo *fifo,
308 int write)
309 {
310 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
311 struct device *dev = usbhs_priv_to_dev(priv);
312 int timeout = 1024;
313 u16 mask = ((1 << 5) | 0xF); /* mask of ISEL | CURPIPE */
314 u16 base = usbhs_pipe_number(pipe); /* CURPIPE */
315
316 if (usbhs_pipe_is_busy(pipe) ||
317 usbhsf_fifo_is_busy(fifo))
318 return -EBUSY;
319
320 if (usbhs_pipe_is_dcp(pipe)) {
321 base |= (1 == write) << 5; /* ISEL */
322
323 if (usbhs_mod_is_host(priv))
324 usbhs_dcp_dir_for_host(pipe, write);
325 }
326
327 /* "base" will be used below */
328 if (usbhs_get_dparam(priv, has_sudmac) && !usbhsf_is_cfifo(priv, fifo))
329 usbhs_write(priv, fifo->sel, base);
330 else
331 usbhs_write(priv, fifo->sel, base | MBW_32);
332
333 /* check ISEL and CURPIPE value */
334 while (timeout--) {
335 if (base == (mask & usbhs_read(priv, fifo->sel))) {
336 usbhs_pipe_select_fifo(pipe, fifo);
337 return 0;
338 }
339 udelay(10);
340 }
341
342 dev_err(dev, "fifo select error\n");
343
344 return -EIO;
345 }
346
347 /*
348 * DCP status stage
349 */
350 static int usbhs_dcp_dir_switch_to_write(struct usbhs_pkt *pkt, int *is_done)
351 {
352 struct usbhs_pipe *pipe = pkt->pipe;
353 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
354 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
355 struct device *dev = usbhs_priv_to_dev(priv);
356 int ret;
357
358 usbhs_pipe_disable(pipe);
359
360 ret = usbhsf_fifo_select(pipe, fifo, 1);
361 if (ret < 0) {
362 dev_err(dev, "%s() faile\n", __func__);
363 return ret;
364 }
365
366 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
367
368 usbhsf_fifo_clear(pipe, fifo);
369 usbhsf_send_terminator(pipe, fifo);
370
371 usbhsf_fifo_unselect(pipe, fifo);
372
373 usbhsf_tx_irq_ctrl(pipe, 1);
374 usbhs_pipe_enable(pipe);
375
376 return ret;
377 }
378
379 static int usbhs_dcp_dir_switch_to_read(struct usbhs_pkt *pkt, int *is_done)
380 {
381 struct usbhs_pipe *pipe = pkt->pipe;
382 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
383 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
384 struct device *dev = usbhs_priv_to_dev(priv);
385 int ret;
386
387 usbhs_pipe_disable(pipe);
388
389 ret = usbhsf_fifo_select(pipe, fifo, 0);
390 if (ret < 0) {
391 dev_err(dev, "%s() fail\n", __func__);
392 return ret;
393 }
394
395 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
396 usbhsf_fifo_clear(pipe, fifo);
397
398 usbhsf_fifo_unselect(pipe, fifo);
399
400 usbhsf_rx_irq_ctrl(pipe, 1);
401 usbhs_pipe_enable(pipe);
402
403 return ret;
404
405 }
406
407 static int usbhs_dcp_dir_switch_done(struct usbhs_pkt *pkt, int *is_done)
408 {
409 struct usbhs_pipe *pipe = pkt->pipe;
410
411 if (pkt->handler == &usbhs_dcp_status_stage_in_handler)
412 usbhsf_tx_irq_ctrl(pipe, 0);
413 else
414 usbhsf_rx_irq_ctrl(pipe, 0);
415
416 pkt->actual = pkt->length;
417 *is_done = 1;
418
419 return 0;
420 }
421
422 const struct usbhs_pkt_handle usbhs_dcp_status_stage_in_handler = {
423 .prepare = usbhs_dcp_dir_switch_to_write,
424 .try_run = usbhs_dcp_dir_switch_done,
425 };
426
427 const struct usbhs_pkt_handle usbhs_dcp_status_stage_out_handler = {
428 .prepare = usbhs_dcp_dir_switch_to_read,
429 .try_run = usbhs_dcp_dir_switch_done,
430 };
431
432 /*
433 * DCP data stage (push)
434 */
435 static int usbhsf_dcp_data_stage_try_push(struct usbhs_pkt *pkt, int *is_done)
436 {
437 struct usbhs_pipe *pipe = pkt->pipe;
438
439 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
440
441 /*
442 * change handler to PIO push
443 */
444 pkt->handler = &usbhs_fifo_pio_push_handler;
445
446 return pkt->handler->prepare(pkt, is_done);
447 }
448
449 const struct usbhs_pkt_handle usbhs_dcp_data_stage_out_handler = {
450 .prepare = usbhsf_dcp_data_stage_try_push,
451 };
452
453 /*
454 * DCP data stage (pop)
455 */
456 static int usbhsf_dcp_data_stage_prepare_pop(struct usbhs_pkt *pkt,
457 int *is_done)
458 {
459 struct usbhs_pipe *pipe = pkt->pipe;
460 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
461 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
462
463 if (usbhs_pipe_is_busy(pipe))
464 return 0;
465
466 /*
467 * prepare pop for DCP should
468 * - change DCP direction,
469 * - clear fifo
470 * - DATA1
471 */
472 usbhs_pipe_disable(pipe);
473
474 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
475
476 usbhsf_fifo_select(pipe, fifo, 0);
477 usbhsf_fifo_clear(pipe, fifo);
478 usbhsf_fifo_unselect(pipe, fifo);
479
480 /*
481 * change handler to PIO pop
482 */
483 pkt->handler = &usbhs_fifo_pio_pop_handler;
484
485 return pkt->handler->prepare(pkt, is_done);
486 }
487
488 const struct usbhs_pkt_handle usbhs_dcp_data_stage_in_handler = {
489 .prepare = usbhsf_dcp_data_stage_prepare_pop,
490 };
491
492 /*
493 * PIO push handler
494 */
495 static int usbhsf_pio_try_push(struct usbhs_pkt *pkt, int *is_done)
496 {
497 struct usbhs_pipe *pipe = pkt->pipe;
498 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
499 struct device *dev = usbhs_priv_to_dev(priv);
500 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
501 void __iomem *addr = priv->base + fifo->port;
502 u8 *buf;
503 int maxp = usbhs_pipe_get_maxpacket(pipe);
504 int total_len;
505 int i, ret, len;
506 int is_short;
507
508 usbhs_pipe_data_sequence(pipe, pkt->sequence);
509 pkt->sequence = -1; /* -1 sequence will be ignored */
510
511 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
512
513 ret = usbhsf_fifo_select(pipe, fifo, 1);
514 if (ret < 0)
515 return 0;
516
517 ret = usbhs_pipe_is_accessible(pipe);
518 if (ret < 0) {
519 /* inaccessible pipe is not an error */
520 ret = 0;
521 goto usbhs_fifo_write_busy;
522 }
523
524 ret = usbhsf_fifo_barrier(priv, fifo);
525 if (ret < 0)
526 goto usbhs_fifo_write_busy;
527
528 buf = pkt->buf + pkt->actual;
529 len = pkt->length - pkt->actual;
530 len = min(len, maxp);
531 total_len = len;
532 is_short = total_len < maxp;
533
534 /*
535 * FIXME
536 *
537 * 32-bit access only
538 */
539 if (len >= 4 && !((unsigned long)buf & 0x03)) {
540 iowrite32_rep(addr, buf, len / 4);
541 len %= 4;
542 buf += total_len - len;
543 }
544
545 /* the rest operation */
546 for (i = 0; i < len; i++)
547 iowrite8(buf[i], addr + (0x03 - (i & 0x03)));
548
549 /*
550 * variable update
551 */
552 pkt->actual += total_len;
553
554 if (pkt->actual < pkt->length)
555 *is_done = 0; /* there are remainder data */
556 else if (is_short)
557 *is_done = 1; /* short packet */
558 else
559 *is_done = !pkt->zero; /* send zero packet ? */
560
561 /*
562 * pipe/irq handling
563 */
564 if (is_short)
565 usbhsf_send_terminator(pipe, fifo);
566
567 usbhsf_tx_irq_ctrl(pipe, !*is_done);
568 usbhs_pipe_running(pipe, !*is_done);
569 usbhs_pipe_enable(pipe);
570
571 dev_dbg(dev, " send %d (%d/ %d/ %d/ %d)\n",
572 usbhs_pipe_number(pipe),
573 pkt->length, pkt->actual, *is_done, pkt->zero);
574
575 usbhsf_fifo_unselect(pipe, fifo);
576
577 return 0;
578
579 usbhs_fifo_write_busy:
580 usbhsf_fifo_unselect(pipe, fifo);
581
582 /*
583 * pipe is busy.
584 * retry in interrupt
585 */
586 usbhsf_tx_irq_ctrl(pipe, 1);
587 usbhs_pipe_running(pipe, 1);
588
589 return ret;
590 }
591
592 static int usbhsf_pio_prepare_push(struct usbhs_pkt *pkt, int *is_done)
593 {
594 if (usbhs_pipe_is_running(pkt->pipe))
595 return 0;
596
597 return usbhsf_pio_try_push(pkt, is_done);
598 }
599
600 const struct usbhs_pkt_handle usbhs_fifo_pio_push_handler = {
601 .prepare = usbhsf_pio_prepare_push,
602 .try_run = usbhsf_pio_try_push,
603 };
604
605 /*
606 * PIO pop handler
607 */
608 static int usbhsf_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
609 {
610 struct usbhs_pipe *pipe = pkt->pipe;
611 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
612 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
613
614 if (usbhs_pipe_is_busy(pipe))
615 return 0;
616
617 if (usbhs_pipe_is_running(pipe))
618 return 0;
619
620 /*
621 * pipe enable to prepare packet receive
622 */
623 usbhs_pipe_data_sequence(pipe, pkt->sequence);
624 pkt->sequence = -1; /* -1 sequence will be ignored */
625
626 if (usbhs_pipe_is_dcp(pipe))
627 usbhsf_fifo_clear(pipe, fifo);
628
629 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
630 usbhs_pipe_enable(pipe);
631 usbhs_pipe_running(pipe, 1);
632 usbhsf_rx_irq_ctrl(pipe, 1);
633
634 return 0;
635 }
636
637 static int usbhsf_pio_try_pop(struct usbhs_pkt *pkt, int *is_done)
638 {
639 struct usbhs_pipe *pipe = pkt->pipe;
640 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
641 struct device *dev = usbhs_priv_to_dev(priv);
642 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
643 void __iomem *addr = priv->base + fifo->port;
644 u8 *buf;
645 u32 data = 0;
646 int maxp = usbhs_pipe_get_maxpacket(pipe);
647 int rcv_len, len;
648 int i, ret;
649 int total_len = 0;
650
651 ret = usbhsf_fifo_select(pipe, fifo, 0);
652 if (ret < 0)
653 return 0;
654
655 ret = usbhsf_fifo_barrier(priv, fifo);
656 if (ret < 0)
657 goto usbhs_fifo_read_busy;
658
659 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
660
661 buf = pkt->buf + pkt->actual;
662 len = pkt->length - pkt->actual;
663 len = min(len, rcv_len);
664 total_len = len;
665
666 /*
667 * update actual length first here to decide disable pipe.
668 * if this pipe keeps BUF status and all data were popped,
669 * then, next interrupt/token will be issued again
670 */
671 pkt->actual += total_len;
672
673 if ((pkt->actual == pkt->length) || /* receive all data */
674 (total_len < maxp)) { /* short packet */
675 *is_done = 1;
676 usbhsf_rx_irq_ctrl(pipe, 0);
677 usbhs_pipe_running(pipe, 0);
678 /*
679 * If function mode, since this controller is possible to enter
680 * Control Write status stage at this timing, this driver
681 * should not disable the pipe. If such a case happens, this
682 * controller is not able to complete the status stage.
683 */
684 if (!usbhs_mod_is_host(priv) && !usbhs_pipe_is_dcp(pipe))
685 usbhs_pipe_disable(pipe); /* disable pipe first */
686 }
687
688 /*
689 * Buffer clear if Zero-Length packet
690 *
691 * see
692 * "Operation" - "FIFO Buffer Memory" - "FIFO Port Function"
693 */
694 if (0 == rcv_len) {
695 pkt->zero = 1;
696 usbhsf_fifo_clear(pipe, fifo);
697 goto usbhs_fifo_read_end;
698 }
699
700 /*
701 * FIXME
702 *
703 * 32-bit access only
704 */
705 if (len >= 4 && !((unsigned long)buf & 0x03)) {
706 ioread32_rep(addr, buf, len / 4);
707 len %= 4;
708 buf += total_len - len;
709 }
710
711 /* the rest operation */
712 for (i = 0; i < len; i++) {
713 if (!(i & 0x03))
714 data = ioread32(addr);
715
716 buf[i] = (data >> ((i & 0x03) * 8)) & 0xff;
717 }
718
719 usbhs_fifo_read_end:
720 dev_dbg(dev, " recv %d (%d/ %d/ %d/ %d)\n",
721 usbhs_pipe_number(pipe),
722 pkt->length, pkt->actual, *is_done, pkt->zero);
723
724 usbhs_fifo_read_busy:
725 usbhsf_fifo_unselect(pipe, fifo);
726
727 return ret;
728 }
729
730 const struct usbhs_pkt_handle usbhs_fifo_pio_pop_handler = {
731 .prepare = usbhsf_prepare_pop,
732 .try_run = usbhsf_pio_try_pop,
733 };
734
735 /*
736 * DCP ctrol statge handler
737 */
738 static int usbhsf_ctrl_stage_end(struct usbhs_pkt *pkt, int *is_done)
739 {
740 usbhs_dcp_control_transfer_done(pkt->pipe);
741
742 *is_done = 1;
743
744 return 0;
745 }
746
747 const struct usbhs_pkt_handle usbhs_ctrl_stage_end_handler = {
748 .prepare = usbhsf_ctrl_stage_end,
749 .try_run = usbhsf_ctrl_stage_end,
750 };
751
752 /*
753 * DMA fifo functions
754 */
755 static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
756 struct usbhs_pkt *pkt)
757 {
758 if (&usbhs_fifo_dma_push_handler == pkt->handler)
759 return fifo->tx_chan;
760
761 if (&usbhs_fifo_dma_pop_handler == pkt->handler)
762 return fifo->rx_chan;
763
764 return NULL;
765 }
766
767 static struct usbhs_fifo *usbhsf_get_dma_fifo(struct usbhs_priv *priv,
768 struct usbhs_pkt *pkt)
769 {
770 struct usbhs_fifo *fifo;
771 int i;
772
773 usbhs_for_each_dfifo(priv, fifo, i) {
774 if (usbhsf_dma_chan_get(fifo, pkt) &&
775 !usbhsf_fifo_is_busy(fifo))
776 return fifo;
777 }
778
779 return NULL;
780 }
781
782 #define usbhsf_dma_start(p, f) __usbhsf_dma_ctrl(p, f, DREQE)
783 #define usbhsf_dma_stop(p, f) __usbhsf_dma_ctrl(p, f, 0)
784 static void __usbhsf_dma_ctrl(struct usbhs_pipe *pipe,
785 struct usbhs_fifo *fifo,
786 u16 dreqe)
787 {
788 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
789
790 usbhs_bset(priv, fifo->sel, DREQE, dreqe);
791 }
792
793 static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map)
794 {
795 struct usbhs_pipe *pipe = pkt->pipe;
796 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
797 struct usbhs_pipe_info *info = usbhs_priv_to_pipeinfo(priv);
798 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
799 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
800
801 return info->dma_map_ctrl(chan->device->dev, pkt, map);
802 }
803
804 static void usbhsf_dma_complete(void *arg);
805 static void usbhsf_dma_xfer_preparing(struct usbhs_pkt *pkt)
806 {
807 struct usbhs_pipe *pipe = pkt->pipe;
808 struct usbhs_fifo *fifo;
809 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
810 struct dma_async_tx_descriptor *desc;
811 struct dma_chan *chan;
812 struct device *dev = usbhs_priv_to_dev(priv);
813 enum dma_transfer_direction dir;
814
815 fifo = usbhs_pipe_to_fifo(pipe);
816 if (!fifo)
817 return;
818
819 chan = usbhsf_dma_chan_get(fifo, pkt);
820 dir = usbhs_pipe_is_dir_in(pipe) ? DMA_DEV_TO_MEM : DMA_MEM_TO_DEV;
821
822 desc = dmaengine_prep_slave_single(chan, pkt->dma + pkt->actual,
823 pkt->trans, dir,
824 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
825 if (!desc)
826 return;
827
828 desc->callback = usbhsf_dma_complete;
829 desc->callback_param = pipe;
830
831 pkt->cookie = dmaengine_submit(desc);
832 if (pkt->cookie < 0) {
833 dev_err(dev, "Failed to submit dma descriptor\n");
834 return;
835 }
836
837 dev_dbg(dev, " %s %d (%d/ %d)\n",
838 fifo->name, usbhs_pipe_number(pipe), pkt->length, pkt->zero);
839
840 usbhs_pipe_running(pipe, 1);
841 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->trans);
842 dma_async_issue_pending(chan);
843 usbhsf_dma_start(pipe, fifo);
844 usbhs_pipe_enable(pipe);
845 }
846
847 static void xfer_work(struct work_struct *work)
848 {
849 struct usbhs_pkt *pkt = container_of(work, struct usbhs_pkt, work);
850 struct usbhs_pipe *pipe = pkt->pipe;
851 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
852 unsigned long flags;
853
854 usbhs_lock(priv, flags);
855 usbhsf_dma_xfer_preparing(pkt);
856 usbhs_unlock(priv, flags);
857 }
858
859 /*
860 * DMA push handler
861 */
862 static int usbhsf_dma_prepare_push(struct usbhs_pkt *pkt, int *is_done)
863 {
864 struct usbhs_pipe *pipe = pkt->pipe;
865 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
866 struct usbhs_fifo *fifo;
867 int len = pkt->length - pkt->actual;
868 int ret;
869 uintptr_t align_mask;
870
871 if (usbhs_pipe_is_busy(pipe))
872 return 0;
873
874 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
875 if ((len < usbhs_get_dparam(priv, pio_dma_border)) ||
876 usbhs_pipe_type_is(pipe, USB_ENDPOINT_XFER_ISOC))
877 goto usbhsf_pio_prepare_push;
878
879 /* check data length if this driver don't use USB-DMAC */
880 if (!usbhs_get_dparam(priv, has_usb_dmac) && len & 0x7)
881 goto usbhsf_pio_prepare_push;
882
883 /* check buffer alignment */
884 align_mask = usbhs_get_dparam(priv, has_usb_dmac) ?
885 USBHS_USB_DMAC_XFER_SIZE - 1 : 0x7;
886 if ((uintptr_t)(pkt->buf + pkt->actual) & align_mask)
887 goto usbhsf_pio_prepare_push;
888
889 /* return at this time if the pipe is running */
890 if (usbhs_pipe_is_running(pipe))
891 return 0;
892
893 /* get enable DMA fifo */
894 fifo = usbhsf_get_dma_fifo(priv, pkt);
895 if (!fifo)
896 goto usbhsf_pio_prepare_push;
897
898 ret = usbhsf_fifo_select(pipe, fifo, 0);
899 if (ret < 0)
900 goto usbhsf_pio_prepare_push;
901
902 if (usbhsf_dma_map(pkt) < 0)
903 goto usbhsf_pio_prepare_push_unselect;
904
905 pkt->trans = len;
906
907 usbhsf_tx_irq_ctrl(pipe, 0);
908 /* FIXME: Workaound for usb dmac that driver can be used in atomic */
909 if (usbhs_get_dparam(priv, has_usb_dmac)) {
910 usbhsf_dma_xfer_preparing(pkt);
911 } else {
912 INIT_WORK(&pkt->work, xfer_work);
913 schedule_work(&pkt->work);
914 }
915
916 return 0;
917
918 usbhsf_pio_prepare_push_unselect:
919 usbhsf_fifo_unselect(pipe, fifo);
920 usbhsf_pio_prepare_push:
921 /*
922 * change handler to PIO
923 */
924 pkt->handler = &usbhs_fifo_pio_push_handler;
925
926 return pkt->handler->prepare(pkt, is_done);
927 }
928
929 static int usbhsf_dma_push_done(struct usbhs_pkt *pkt, int *is_done)
930 {
931 struct usbhs_pipe *pipe = pkt->pipe;
932 int is_short = pkt->trans % usbhs_pipe_get_maxpacket(pipe);
933
934 pkt->actual += pkt->trans;
935
936 if (pkt->actual < pkt->length)
937 *is_done = 0; /* there are remainder data */
938 else if (is_short)
939 *is_done = 1; /* short packet */
940 else
941 *is_done = !pkt->zero; /* send zero packet? */
942
943 usbhs_pipe_running(pipe, !*is_done);
944
945 usbhsf_dma_stop(pipe, pipe->fifo);
946 usbhsf_dma_unmap(pkt);
947 usbhsf_fifo_unselect(pipe, pipe->fifo);
948
949 if (!*is_done) {
950 /* change handler to PIO */
951 pkt->handler = &usbhs_fifo_pio_push_handler;
952 return pkt->handler->try_run(pkt, is_done);
953 }
954
955 return 0;
956 }
957
958 const struct usbhs_pkt_handle usbhs_fifo_dma_push_handler = {
959 .prepare = usbhsf_dma_prepare_push,
960 .dma_done = usbhsf_dma_push_done,
961 };
962
963 /*
964 * DMA pop handler
965 */
966
967 static int usbhsf_dma_prepare_pop_with_rx_irq(struct usbhs_pkt *pkt,
968 int *is_done)
969 {
970 return usbhsf_prepare_pop(pkt, is_done);
971 }
972
973 static int usbhsf_dma_prepare_pop_with_usb_dmac(struct usbhs_pkt *pkt,
974 int *is_done)
975 {
976 struct usbhs_pipe *pipe = pkt->pipe;
977 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
978 struct usbhs_fifo *fifo;
979 int ret;
980
981 if (usbhs_pipe_is_busy(pipe))
982 return 0;
983
984 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
985 if ((pkt->length < usbhs_get_dparam(priv, pio_dma_border)) ||
986 usbhs_pipe_type_is(pipe, USB_ENDPOINT_XFER_ISOC))
987 goto usbhsf_pio_prepare_pop;
988
989 fifo = usbhsf_get_dma_fifo(priv, pkt);
990 if (!fifo)
991 goto usbhsf_pio_prepare_pop;
992
993 if ((uintptr_t)pkt->buf & (USBHS_USB_DMAC_XFER_SIZE - 1))
994 goto usbhsf_pio_prepare_pop;
995
996 /* return at this time if the pipe is running */
997 if (usbhs_pipe_is_running(pipe))
998 return 0;
999
1000 usbhs_pipe_config_change_bfre(pipe, 1);
1001
1002 ret = usbhsf_fifo_select(pipe, fifo, 0);
1003 if (ret < 0)
1004 goto usbhsf_pio_prepare_pop;
1005
1006 if (usbhsf_dma_map(pkt) < 0)
1007 goto usbhsf_pio_prepare_pop_unselect;
1008
1009 /* DMA */
1010
1011 /*
1012 * usbhs_fifo_dma_pop_handler :: prepare
1013 * enabled irq to come here.
1014 * but it is no longer needed for DMA. disable it.
1015 */
1016 usbhsf_rx_irq_ctrl(pipe, 0);
1017
1018 pkt->trans = pkt->length;
1019
1020 usbhsf_dma_xfer_preparing(pkt);
1021
1022 return 0;
1023
1024 usbhsf_pio_prepare_pop_unselect:
1025 usbhsf_fifo_unselect(pipe, fifo);
1026 usbhsf_pio_prepare_pop:
1027
1028 /*
1029 * change handler to PIO
1030 */
1031 pkt->handler = &usbhs_fifo_pio_pop_handler;
1032 usbhs_pipe_config_change_bfre(pipe, 0);
1033
1034 return pkt->handler->prepare(pkt, is_done);
1035 }
1036
1037 static int usbhsf_dma_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
1038 {
1039 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1040
1041 if (usbhs_get_dparam(priv, has_usb_dmac))
1042 return usbhsf_dma_prepare_pop_with_usb_dmac(pkt, is_done);
1043 else
1044 return usbhsf_dma_prepare_pop_with_rx_irq(pkt, is_done);
1045 }
1046
1047 static int usbhsf_dma_try_pop_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
1048 {
1049 struct usbhs_pipe *pipe = pkt->pipe;
1050 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1051 struct usbhs_fifo *fifo;
1052 int len, ret;
1053
1054 if (usbhs_pipe_is_busy(pipe))
1055 return 0;
1056
1057 if (usbhs_pipe_is_dcp(pipe))
1058 goto usbhsf_pio_prepare_pop;
1059
1060 /* get enable DMA fifo */
1061 fifo = usbhsf_get_dma_fifo(priv, pkt);
1062 if (!fifo)
1063 goto usbhsf_pio_prepare_pop;
1064
1065 if ((uintptr_t)(pkt->buf + pkt->actual) & 0x7) /* 8byte alignment */
1066 goto usbhsf_pio_prepare_pop;
1067
1068 ret = usbhsf_fifo_select(pipe, fifo, 0);
1069 if (ret < 0)
1070 goto usbhsf_pio_prepare_pop;
1071
1072 /* use PIO if packet is less than pio_dma_border */
1073 len = usbhsf_fifo_rcv_len(priv, fifo);
1074 len = min(pkt->length - pkt->actual, len);
1075 if (len & 0x7) /* 8byte alignment */
1076 goto usbhsf_pio_prepare_pop_unselect;
1077
1078 if (len < usbhs_get_dparam(priv, pio_dma_border))
1079 goto usbhsf_pio_prepare_pop_unselect;
1080
1081 ret = usbhsf_fifo_barrier(priv, fifo);
1082 if (ret < 0)
1083 goto usbhsf_pio_prepare_pop_unselect;
1084
1085 if (usbhsf_dma_map(pkt) < 0)
1086 goto usbhsf_pio_prepare_pop_unselect;
1087
1088 /* DMA */
1089
1090 /*
1091 * usbhs_fifo_dma_pop_handler :: prepare
1092 * enabled irq to come here.
1093 * but it is no longer needed for DMA. disable it.
1094 */
1095 usbhsf_rx_irq_ctrl(pipe, 0);
1096
1097 pkt->trans = len;
1098
1099 INIT_WORK(&pkt->work, xfer_work);
1100 schedule_work(&pkt->work);
1101
1102 return 0;
1103
1104 usbhsf_pio_prepare_pop_unselect:
1105 usbhsf_fifo_unselect(pipe, fifo);
1106 usbhsf_pio_prepare_pop:
1107
1108 /*
1109 * change handler to PIO
1110 */
1111 pkt->handler = &usbhs_fifo_pio_pop_handler;
1112
1113 return pkt->handler->try_run(pkt, is_done);
1114 }
1115
1116 static int usbhsf_dma_try_pop(struct usbhs_pkt *pkt, int *is_done)
1117 {
1118 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1119
1120 BUG_ON(usbhs_get_dparam(priv, has_usb_dmac));
1121
1122 return usbhsf_dma_try_pop_with_rx_irq(pkt, is_done);
1123 }
1124
1125 static int usbhsf_dma_pop_done_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
1126 {
1127 struct usbhs_pipe *pipe = pkt->pipe;
1128 int maxp = usbhs_pipe_get_maxpacket(pipe);
1129
1130 usbhsf_dma_stop(pipe, pipe->fifo);
1131 usbhsf_dma_unmap(pkt);
1132 usbhsf_fifo_unselect(pipe, pipe->fifo);
1133
1134 pkt->actual += pkt->trans;
1135
1136 if ((pkt->actual == pkt->length) || /* receive all data */
1137 (pkt->trans < maxp)) { /* short packet */
1138 *is_done = 1;
1139 usbhs_pipe_running(pipe, 0);
1140 } else {
1141 /* re-enable */
1142 usbhs_pipe_running(pipe, 0);
1143 usbhsf_prepare_pop(pkt, is_done);
1144 }
1145
1146 return 0;
1147 }
1148
1149 static size_t usbhs_dma_calc_received_size(struct usbhs_pkt *pkt,
1150 struct dma_chan *chan, int dtln)
1151 {
1152 struct usbhs_pipe *pipe = pkt->pipe;
1153 struct dma_tx_state state;
1154 size_t received_size;
1155 int maxp = usbhs_pipe_get_maxpacket(pipe);
1156
1157 dmaengine_tx_status(chan, pkt->cookie, &state);
1158 received_size = pkt->length - state.residue;
1159
1160 if (dtln) {
1161 received_size -= USBHS_USB_DMAC_XFER_SIZE;
1162 received_size &= ~(maxp - 1);
1163 received_size += dtln;
1164 }
1165
1166 return received_size;
1167 }
1168
1169 static int usbhsf_dma_pop_done_with_usb_dmac(struct usbhs_pkt *pkt,
1170 int *is_done)
1171 {
1172 struct usbhs_pipe *pipe = pkt->pipe;
1173 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1174 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
1175 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
1176 int rcv_len;
1177
1178 /*
1179 * Since the driver disables rx_irq in DMA mode, the interrupt handler
1180 * cannot the BRDYSTS. So, the function clears it here because the
1181 * driver may use PIO mode next time.
1182 */
1183 usbhs_xxxsts_clear(priv, BRDYSTS, usbhs_pipe_number(pipe));
1184
1185 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
1186 usbhsf_fifo_clear(pipe, fifo);
1187 pkt->actual = usbhs_dma_calc_received_size(pkt, chan, rcv_len);
1188
1189 usbhs_pipe_running(pipe, 0);
1190 usbhsf_dma_stop(pipe, fifo);
1191 usbhsf_dma_unmap(pkt);
1192 usbhsf_fifo_unselect(pipe, pipe->fifo);
1193
1194 /* The driver can assume the rx transaction is always "done" */
1195 *is_done = 1;
1196
1197 return 0;
1198 }
1199
1200 static int usbhsf_dma_pop_done(struct usbhs_pkt *pkt, int *is_done)
1201 {
1202 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1203
1204 if (usbhs_get_dparam(priv, has_usb_dmac))
1205 return usbhsf_dma_pop_done_with_usb_dmac(pkt, is_done);
1206 else
1207 return usbhsf_dma_pop_done_with_rx_irq(pkt, is_done);
1208 }
1209
1210 const struct usbhs_pkt_handle usbhs_fifo_dma_pop_handler = {
1211 .prepare = usbhsf_dma_prepare_pop,
1212 .try_run = usbhsf_dma_try_pop,
1213 .dma_done = usbhsf_dma_pop_done
1214 };
1215
1216 /*
1217 * DMA setting
1218 */
1219 static bool usbhsf_dma_filter(struct dma_chan *chan, void *param)
1220 {
1221 struct sh_dmae_slave *slave = param;
1222
1223 /*
1224 * FIXME
1225 *
1226 * usbhs doesn't recognize id = 0 as valid DMA
1227 */
1228 if (0 == slave->shdma_slave.slave_id)
1229 return false;
1230
1231 chan->private = slave;
1232
1233 return true;
1234 }
1235
1236 static void usbhsf_dma_quit(struct usbhs_priv *priv, struct usbhs_fifo *fifo)
1237 {
1238 if (fifo->tx_chan)
1239 dma_release_channel(fifo->tx_chan);
1240 if (fifo->rx_chan)
1241 dma_release_channel(fifo->rx_chan);
1242
1243 fifo->tx_chan = NULL;
1244 fifo->rx_chan = NULL;
1245 }
1246
1247 static void usbhsf_dma_init_pdev(struct usbhs_fifo *fifo)
1248 {
1249 dma_cap_mask_t mask;
1250
1251 dma_cap_zero(mask);
1252 dma_cap_set(DMA_SLAVE, mask);
1253 fifo->tx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1254 &fifo->tx_slave);
1255
1256 dma_cap_zero(mask);
1257 dma_cap_set(DMA_SLAVE, mask);
1258 fifo->rx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1259 &fifo->rx_slave);
1260 }
1261
1262 static void usbhsf_dma_init_dt(struct device *dev, struct usbhs_fifo *fifo,
1263 int channel)
1264 {
1265 char name[16];
1266
1267 /*
1268 * To avoid complex handing for DnFIFOs, the driver uses each
1269 * DnFIFO as TX or RX direction (not bi-direction).
1270 * So, the driver uses odd channels for TX, even channels for RX.
1271 */
1272 snprintf(name, sizeof(name), "ch%d", channel);
1273 if (channel & 1) {
1274 fifo->tx_chan = dma_request_slave_channel_reason(dev, name);
1275 if (IS_ERR(fifo->tx_chan))
1276 fifo->tx_chan = NULL;
1277 } else {
1278 fifo->rx_chan = dma_request_slave_channel_reason(dev, name);
1279 if (IS_ERR(fifo->rx_chan))
1280 fifo->rx_chan = NULL;
1281 }
1282 }
1283
1284 static void usbhsf_dma_init(struct usbhs_priv *priv, struct usbhs_fifo *fifo,
1285 int channel)
1286 {
1287 struct device *dev = usbhs_priv_to_dev(priv);
1288
1289 if (dev->of_node)
1290 usbhsf_dma_init_dt(dev, fifo, channel);
1291 else
1292 usbhsf_dma_init_pdev(fifo);
1293
1294 if (fifo->tx_chan || fifo->rx_chan)
1295 dev_dbg(dev, "enable DMAEngine (%s%s%s)\n",
1296 fifo->name,
1297 fifo->tx_chan ? "[TX]" : " ",
1298 fifo->rx_chan ? "[RX]" : " ");
1299 }
1300
1301 /*
1302 * irq functions
1303 */
1304 static int usbhsf_irq_empty(struct usbhs_priv *priv,
1305 struct usbhs_irq_state *irq_state)
1306 {
1307 struct usbhs_pipe *pipe;
1308 struct device *dev = usbhs_priv_to_dev(priv);
1309 int i, ret;
1310
1311 if (!irq_state->bempsts) {
1312 dev_err(dev, "debug %s !!\n", __func__);
1313 return -EIO;
1314 }
1315
1316 dev_dbg(dev, "irq empty [0x%04x]\n", irq_state->bempsts);
1317
1318 /*
1319 * search interrupted "pipe"
1320 * not "uep".
1321 */
1322 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1323 if (!(irq_state->bempsts & (1 << i)))
1324 continue;
1325
1326 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
1327 if (ret < 0)
1328 dev_err(dev, "irq_empty run_error %d : %d\n", i, ret);
1329 }
1330
1331 return 0;
1332 }
1333
1334 static int usbhsf_irq_ready(struct usbhs_priv *priv,
1335 struct usbhs_irq_state *irq_state)
1336 {
1337 struct usbhs_pipe *pipe;
1338 struct device *dev = usbhs_priv_to_dev(priv);
1339 int i, ret;
1340
1341 if (!irq_state->brdysts) {
1342 dev_err(dev, "debug %s !!\n", __func__);
1343 return -EIO;
1344 }
1345
1346 dev_dbg(dev, "irq ready [0x%04x]\n", irq_state->brdysts);
1347
1348 /*
1349 * search interrupted "pipe"
1350 * not "uep".
1351 */
1352 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1353 if (!(irq_state->brdysts & (1 << i)))
1354 continue;
1355
1356 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
1357 if (ret < 0)
1358 dev_err(dev, "irq_ready run_error %d : %d\n", i, ret);
1359 }
1360
1361 return 0;
1362 }
1363
1364 static void usbhsf_dma_complete(void *arg)
1365 {
1366 struct usbhs_pipe *pipe = arg;
1367 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1368 struct device *dev = usbhs_priv_to_dev(priv);
1369 int ret;
1370
1371 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_DMA_DONE);
1372 if (ret < 0)
1373 dev_err(dev, "dma_complete run_error %d : %d\n",
1374 usbhs_pipe_number(pipe), ret);
1375 }
1376
1377 void usbhs_fifo_clear_dcp(struct usbhs_pipe *pipe)
1378 {
1379 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1380 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
1381
1382 /* clear DCP FIFO of transmission */
1383 if (usbhsf_fifo_select(pipe, fifo, 1) < 0)
1384 return;
1385 usbhsf_fifo_clear(pipe, fifo);
1386 usbhsf_fifo_unselect(pipe, fifo);
1387
1388 /* clear DCP FIFO of reception */
1389 if (usbhsf_fifo_select(pipe, fifo, 0) < 0)
1390 return;
1391 usbhsf_fifo_clear(pipe, fifo);
1392 usbhsf_fifo_unselect(pipe, fifo);
1393 }
1394
1395 /*
1396 * fifo init
1397 */
1398 void usbhs_fifo_init(struct usbhs_priv *priv)
1399 {
1400 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1401 struct usbhs_fifo *cfifo = usbhsf_get_cfifo(priv);
1402 struct usbhs_fifo *dfifo;
1403 int i;
1404
1405 mod->irq_empty = usbhsf_irq_empty;
1406 mod->irq_ready = usbhsf_irq_ready;
1407 mod->irq_bempsts = 0;
1408 mod->irq_brdysts = 0;
1409
1410 cfifo->pipe = NULL;
1411 usbhs_for_each_dfifo(priv, dfifo, i)
1412 dfifo->pipe = NULL;
1413 }
1414
1415 void usbhs_fifo_quit(struct usbhs_priv *priv)
1416 {
1417 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1418
1419 mod->irq_empty = NULL;
1420 mod->irq_ready = NULL;
1421 mod->irq_bempsts = 0;
1422 mod->irq_brdysts = 0;
1423 }
1424
1425 #define __USBHS_DFIFO_INIT(priv, fifo, channel, fifo_port) \
1426 do { \
1427 fifo = usbhsf_get_dnfifo(priv, channel); \
1428 fifo->name = "D"#channel"FIFO"; \
1429 fifo->port = fifo_port; \
1430 fifo->sel = D##channel##FIFOSEL; \
1431 fifo->ctr = D##channel##FIFOCTR; \
1432 fifo->tx_slave.shdma_slave.slave_id = \
1433 usbhs_get_dparam(priv, d##channel##_tx_id); \
1434 fifo->rx_slave.shdma_slave.slave_id = \
1435 usbhs_get_dparam(priv, d##channel##_rx_id); \
1436 usbhsf_dma_init(priv, fifo, channel); \
1437 } while (0)
1438
1439 #define USBHS_DFIFO_INIT(priv, fifo, channel) \
1440 __USBHS_DFIFO_INIT(priv, fifo, channel, D##channel##FIFO)
1441 #define USBHS_DFIFO_INIT_NO_PORT(priv, fifo, channel) \
1442 __USBHS_DFIFO_INIT(priv, fifo, channel, 0)
1443
1444 int usbhs_fifo_probe(struct usbhs_priv *priv)
1445 {
1446 struct usbhs_fifo *fifo;
1447
1448 /* CFIFO */
1449 fifo = usbhsf_get_cfifo(priv);
1450 fifo->name = "CFIFO";
1451 fifo->port = CFIFO;
1452 fifo->sel = CFIFOSEL;
1453 fifo->ctr = CFIFOCTR;
1454
1455 /* DFIFO */
1456 USBHS_DFIFO_INIT(priv, fifo, 0);
1457 USBHS_DFIFO_INIT(priv, fifo, 1);
1458 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 2);
1459 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 3);
1460
1461 return 0;
1462 }
1463
1464 void usbhs_fifo_remove(struct usbhs_priv *priv)
1465 {
1466 struct usbhs_fifo *fifo;
1467 int i;
1468
1469 usbhs_for_each_dfifo(priv, fifo, i)
1470 usbhsf_dma_quit(priv, fifo);
1471 }
Linux with added FPC-III support