?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
iwlwifi: introduce host commands callbacks
[linux/fpc-iii.git] / drivers / net / wireless / iwlwifi / iwl-4965.c
blob9fa803ad9cf7cbd369d0c43fa3b8401e763aaef4
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
20 *
21 * Contact Information:
22 * James P. Ketrenos <ipw2100-admin@linux.intel.com>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 *****************************************************************************/
26
27 #include <linux/kernel.h>
28 #include <linux/module.h>
29 #include <linux/version.h>
30 #include <linux/init.h>
31 #include <linux/pci.h>
32 #include <linux/dma-mapping.h>
33 #include <linux/delay.h>
34 #include <linux/skbuff.h>
35 #include <linux/netdevice.h>
36 #include <linux/wireless.h>
37 #include <net/mac80211.h>
38 #include <linux/etherdevice.h>
39 #include <asm/unaligned.h>
40
41 #include "iwl-eeprom.h"
42 #include "iwl-4965.h"
43 #include "iwl-core.h"
44 #include "iwl-io.h"
45 #include "iwl-helpers.h"
46
47 /* module parameters */
48 static struct iwl_mod_params iwl4965_mod_params = {
49 .num_of_queues = IWL_MAX_NUM_QUEUES,
50 .enable_qos = 1,
51 .amsdu_size_8K = 1,
52 /* the rest are 0 by default */
53 };
54
55 static void iwl4965_hw_card_show_info(struct iwl_priv *priv);
56
57 #define IWL_DECLARE_RATE_INFO(r, s, ip, in, rp, rn, pp, np) \
58 [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
59 IWL_RATE_SISO_##s##M_PLCP, \
60 IWL_RATE_MIMO_##s##M_PLCP, \
61 IWL_RATE_##r##M_IEEE, \
62 IWL_RATE_##ip##M_INDEX, \
63 IWL_RATE_##in##M_INDEX, \
64 IWL_RATE_##rp##M_INDEX, \
65 IWL_RATE_##rn##M_INDEX, \
66 IWL_RATE_##pp##M_INDEX, \
67 IWL_RATE_##np##M_INDEX }
68
69 /*
70 * Parameter order:
71 * rate, ht rate, prev rate, next rate, prev tgg rate, next tgg rate
72 *
73 * If there isn't a valid next or previous rate then INV is used which
74 * maps to IWL_RATE_INVALID
75 *
76 */
77 const struct iwl4965_rate_info iwl4965_rates[IWL_RATE_COUNT] = {
78 IWL_DECLARE_RATE_INFO(1, INV, INV, 2, INV, 2, INV, 2), /* 1mbps */
79 IWL_DECLARE_RATE_INFO(2, INV, 1, 5, 1, 5, 1, 5), /* 2mbps */
80 IWL_DECLARE_RATE_INFO(5, INV, 2, 6, 2, 11, 2, 11), /*5.5mbps */
81 IWL_DECLARE_RATE_INFO(11, INV, 9, 12, 9, 12, 5, 18), /* 11mbps */
82 IWL_DECLARE_RATE_INFO(6, 6, 5, 9, 5, 11, 5, 11), /* 6mbps */
83 IWL_DECLARE_RATE_INFO(9, 6, 6, 11, 6, 11, 5, 11), /* 9mbps */
84 IWL_DECLARE_RATE_INFO(12, 12, 11, 18, 11, 18, 11, 18), /* 12mbps */
85 IWL_DECLARE_RATE_INFO(18, 18, 12, 24, 12, 24, 11, 24), /* 18mbps */
86 IWL_DECLARE_RATE_INFO(24, 24, 18, 36, 18, 36, 18, 36), /* 24mbps */
87 IWL_DECLARE_RATE_INFO(36, 36, 24, 48, 24, 48, 24, 48), /* 36mbps */
88 IWL_DECLARE_RATE_INFO(48, 48, 36, 54, 36, 54, 36, 54), /* 48mbps */
89 IWL_DECLARE_RATE_INFO(54, 54, 48, INV, 48, INV, 48, INV),/* 54mbps */
90 IWL_DECLARE_RATE_INFO(60, 60, 48, INV, 48, INV, 48, INV),/* 60mbps */
91 };
92
93 #ifdef CONFIG_IWL4965_HT
94
95 static const u16 default_tid_to_tx_fifo[] = {
96 IWL_TX_FIFO_AC1,
97 IWL_TX_FIFO_AC0,
98 IWL_TX_FIFO_AC0,
99 IWL_TX_FIFO_AC1,
100 IWL_TX_FIFO_AC2,
101 IWL_TX_FIFO_AC2,
102 IWL_TX_FIFO_AC3,
103 IWL_TX_FIFO_AC3,
104 IWL_TX_FIFO_NONE,
105 IWL_TX_FIFO_NONE,
106 IWL_TX_FIFO_NONE,
107 IWL_TX_FIFO_NONE,
108 IWL_TX_FIFO_NONE,
109 IWL_TX_FIFO_NONE,
110 IWL_TX_FIFO_NONE,
111 IWL_TX_FIFO_NONE,
112 IWL_TX_FIFO_AC3
113 };
114
115 #endif /*CONFIG_IWL4965_HT */
116
117 /* check contents of special bootstrap uCode SRAM */
118 static int iwl4965_verify_bsm(struct iwl_priv *priv)
119 {
120 __le32 *image = priv->ucode_boot.v_addr;
121 u32 len = priv->ucode_boot.len;
122 u32 reg;
123 u32 val;
124
125 IWL_DEBUG_INFO("Begin verify bsm\n");
126
127 /* verify BSM SRAM contents */
128 val = iwl_read_prph(priv, BSM_WR_DWCOUNT_REG);
129 for (reg = BSM_SRAM_LOWER_BOUND;
130 reg < BSM_SRAM_LOWER_BOUND + len;
131 reg += sizeof(u32), image++) {
132 val = iwl_read_prph(priv, reg);
133 if (val != le32_to_cpu(*image)) {
134 IWL_ERROR("BSM uCode verification failed at "
135 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
136 BSM_SRAM_LOWER_BOUND,
137 reg - BSM_SRAM_LOWER_BOUND, len,
138 val, le32_to_cpu(*image));
139 return -EIO;
140 }
141 }
142
143 IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n");
144
145 return 0;
146 }
147
148 /**
149 * iwl4965_load_bsm - Load bootstrap instructions
150 *
151 * BSM operation:
152 *
153 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
154 * in special SRAM that does not power down during RFKILL. When powering back
155 * up after power-saving sleeps (or during initial uCode load), the BSM loads
156 * the bootstrap program into the on-board processor, and starts it.
157 *
158 * The bootstrap program loads (via DMA) instructions and data for a new
159 * program from host DRAM locations indicated by the host driver in the
160 * BSM_DRAM_* registers. Once the new program is loaded, it starts
161 * automatically.
162 *
163 * When initializing the NIC, the host driver points the BSM to the
164 * "initialize" uCode image. This uCode sets up some internal data, then
165 * notifies host via "initialize alive" that it is complete.
166 *
167 * The host then replaces the BSM_DRAM_* pointer values to point to the
168 * normal runtime uCode instructions and a backup uCode data cache buffer
169 * (filled initially with starting data values for the on-board processor),
170 * then triggers the "initialize" uCode to load and launch the runtime uCode,
171 * which begins normal operation.
172 *
173 * When doing a power-save shutdown, runtime uCode saves data SRAM into
174 * the backup data cache in DRAM before SRAM is powered down.
175 *
176 * When powering back up, the BSM loads the bootstrap program. This reloads
177 * the runtime uCode instructions and the backup data cache into SRAM,
178 * and re-launches the runtime uCode from where it left off.
179 */
180 static int iwl4965_load_bsm(struct iwl_priv *priv)
181 {
182 __le32 *image = priv->ucode_boot.v_addr;
183 u32 len = priv->ucode_boot.len;
184 dma_addr_t pinst;
185 dma_addr_t pdata;
186 u32 inst_len;
187 u32 data_len;
188 int i;
189 u32 done;
190 u32 reg_offset;
191 int ret;
192
193 IWL_DEBUG_INFO("Begin load bsm\n");
194
195 /* make sure bootstrap program is no larger than BSM's SRAM size */
196 if (len > IWL_MAX_BSM_SIZE)
197 return -EINVAL;
198
199 /* Tell bootstrap uCode where to find the "Initialize" uCode
200 * in host DRAM ... host DRAM physical address bits 35:4 for 4965.
201 * NOTE: iwl4965_initialize_alive_start() will replace these values,
202 * after the "initialize" uCode has run, to point to
203 * runtime/protocol instructions and backup data cache. */
204 pinst = priv->ucode_init.p_addr >> 4;
205 pdata = priv->ucode_init_data.p_addr >> 4;
206 inst_len = priv->ucode_init.len;
207 data_len = priv->ucode_init_data.len;
208
209 ret = iwl_grab_nic_access(priv);
210 if (ret)
211 return ret;
212
213 iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
214 iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
215 iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
216 iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
217
218 /* Fill BSM memory with bootstrap instructions */
219 for (reg_offset = BSM_SRAM_LOWER_BOUND;
220 reg_offset < BSM_SRAM_LOWER_BOUND + len;
221 reg_offset += sizeof(u32), image++)
222 _iwl_write_prph(priv, reg_offset, le32_to_cpu(*image));
223
224 ret = iwl4965_verify_bsm(priv);
225 if (ret) {
226 iwl_release_nic_access(priv);
227 return ret;
228 }
229
230 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
231 iwl_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
232 iwl_write_prph(priv, BSM_WR_MEM_DST_REG, RTC_INST_LOWER_BOUND);
233 iwl_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
234
235 /* Load bootstrap code into instruction SRAM now,
236 * to prepare to load "initialize" uCode */
237 iwl_write_prph(priv, BSM_WR_CTRL_REG, BSM_WR_CTRL_REG_BIT_START);
238
239 /* Wait for load of bootstrap uCode to finish */
240 for (i = 0; i < 100; i++) {
241 done = iwl_read_prph(priv, BSM_WR_CTRL_REG);
242 if (!(done & BSM_WR_CTRL_REG_BIT_START))
243 break;
244 udelay(10);
245 }
246 if (i < 100)
247 IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i);
248 else {
249 IWL_ERROR("BSM write did not complete!\n");
250 return -EIO;
251 }
252
253 /* Enable future boot loads whenever power management unit triggers it
254 * (e.g. when powering back up after power-save shutdown) */
255 iwl_write_prph(priv, BSM_WR_CTRL_REG, BSM_WR_CTRL_REG_BIT_START_EN);
256
257 iwl_release_nic_access(priv);
258
259 return 0;
260 }
261
262 static int iwl4965_init_drv(struct iwl_priv *priv)
263 {
264 int ret;
265 int i;
266
267 priv->antenna = (enum iwl4965_antenna)priv->cfg->mod_params->antenna;
268 priv->retry_rate = 1;
269 priv->ibss_beacon = NULL;
270
271 spin_lock_init(&priv->lock);
272 spin_lock_init(&priv->power_data.lock);
273 spin_lock_init(&priv->sta_lock);
274 spin_lock_init(&priv->hcmd_lock);
275 spin_lock_init(&priv->lq_mngr.lock);
276
277 priv->shared_virt = pci_alloc_consistent(priv->pci_dev,
278 sizeof(struct iwl4965_shared),
279 &priv->shared_phys);
280
281 if (!priv->shared_virt) {
282 ret = -ENOMEM;
283 goto err;
284 }
285
286 memset(priv->shared_virt, 0, sizeof(struct iwl4965_shared));
287
288
289 for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++)
290 INIT_LIST_HEAD(&priv->ibss_mac_hash[i]);
291
292 INIT_LIST_HEAD(&priv->free_frames);
293
294 mutex_init(&priv->mutex);
295
296 /* Clear the driver's (not device's) station table */
297 iwlcore_clear_stations_table(priv);
298
299 priv->data_retry_limit = -1;
300 priv->ieee_channels = NULL;
301 priv->ieee_rates = NULL;
302 priv->band = IEEE80211_BAND_2GHZ;
303
304 priv->iw_mode = IEEE80211_IF_TYPE_STA;
305
306 priv->use_ant_b_for_management_frame = 1; /* start with ant B */
307 priv->valid_antenna = 0x7; /* assume all 3 connected */
308 priv->ps_mode = IWL_MIMO_PS_NONE;
309
310 /* Choose which receivers/antennas to use */
311 iwl4965_set_rxon_chain(priv);
312
313 iwlcore_reset_qos(priv);
314
315 priv->qos_data.qos_active = 0;
316 priv->qos_data.qos_cap.val = 0;
317
318 iwlcore_set_rxon_channel(priv, IEEE80211_BAND_2GHZ, 6);
319
320 priv->rates_mask = IWL_RATES_MASK;
321 /* If power management is turned on, default to AC mode */
322 priv->power_mode = IWL_POWER_AC;
323 priv->user_txpower_limit = IWL_DEFAULT_TX_POWER;
324
325 ret = iwl_init_channel_map(priv);
326 if (ret) {
327 IWL_ERROR("initializing regulatory failed: %d\n", ret);
328 goto err;
329 }
330
331 ret = iwl4965_init_geos(priv);
332 if (ret) {
333 IWL_ERROR("initializing geos failed: %d\n", ret);
334 goto err_free_channel_map;
335 }
336
337 ret = ieee80211_register_hw(priv->hw);
338 if (ret) {
339 IWL_ERROR("Failed to register network device (error %d)\n",
340 ret);
341 goto err_free_geos;
342 }
343
344 priv->hw->conf.beacon_int = 100;
345 priv->mac80211_registered = 1;
346
347 return 0;
348
349 err_free_geos:
350 iwl4965_free_geos(priv);
351 err_free_channel_map:
352 iwl_free_channel_map(priv);
353 err:
354 return ret;
355 }
356
357 static int is_fat_channel(__le32 rxon_flags)
358 {
359 return (rxon_flags & RXON_FLG_CHANNEL_MODE_PURE_40_MSK) ||
360 (rxon_flags & RXON_FLG_CHANNEL_MODE_MIXED_MSK);
361 }
362
363 static u8 is_single_stream(struct iwl_priv *priv)
364 {
365 #ifdef CONFIG_IWL4965_HT
366 if (!priv->current_ht_config.is_ht ||
367 (priv->current_ht_config.supp_mcs_set[1] == 0) ||
368 (priv->ps_mode == IWL_MIMO_PS_STATIC))
369 return 1;
370 #else
371 return 1;
372 #endif /*CONFIG_IWL4965_HT */
373 return 0;
374 }
375
376 int iwl4965_hwrate_to_plcp_idx(u32 rate_n_flags)
377 {
378 int idx = 0;
379
380 /* 4965 HT rate format */
381 if (rate_n_flags & RATE_MCS_HT_MSK) {
382 idx = (rate_n_flags & 0xff);
383
384 if (idx >= IWL_RATE_MIMO_6M_PLCP)
385 idx = idx - IWL_RATE_MIMO_6M_PLCP;
386
387 idx += IWL_FIRST_OFDM_RATE;
388 /* skip 9M not supported in ht*/
389 if (idx >= IWL_RATE_9M_INDEX)
390 idx += 1;
391 if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
392 return idx;
393
394 /* 4965 legacy rate format, search for match in table */
395 } else {
396 for (idx = 0; idx < ARRAY_SIZE(iwl4965_rates); idx++)
397 if (iwl4965_rates[idx].plcp == (rate_n_flags & 0xFF))
398 return idx;
399 }
400
401 return -1;
402 }
403
404 /**
405 * translate ucode response to mac80211 tx status control values
406 */
407 void iwl4965_hwrate_to_tx_control(struct iwl_priv *priv, u32 rate_n_flags,
408 struct ieee80211_tx_control *control)
409 {
410 int rate_index;
411
412 control->antenna_sel_tx =
413 ((rate_n_flags & RATE_MCS_ANT_AB_MSK) >> RATE_MCS_ANT_POS);
414 if (rate_n_flags & RATE_MCS_HT_MSK)
415 control->flags |= IEEE80211_TXCTL_OFDM_HT;
416 if (rate_n_flags & RATE_MCS_GF_MSK)
417 control->flags |= IEEE80211_TXCTL_GREEN_FIELD;
418 if (rate_n_flags & RATE_MCS_FAT_MSK)
419 control->flags |= IEEE80211_TXCTL_40_MHZ_WIDTH;
420 if (rate_n_flags & RATE_MCS_DUP_MSK)
421 control->flags |= IEEE80211_TXCTL_DUP_DATA;
422 if (rate_n_flags & RATE_MCS_SGI_MSK)
423 control->flags |= IEEE80211_TXCTL_SHORT_GI;
424 /* since iwl4965_hwrate_to_plcp_idx is band indifferent, we always use
425 * IEEE80211_BAND_2GHZ band as it contains all the rates */
426 rate_index = iwl4965_hwrate_to_plcp_idx(rate_n_flags);
427 if (rate_index == -1)
428 control->tx_rate = NULL;
429 else
430 control->tx_rate =
431 &priv->bands[IEEE80211_BAND_2GHZ].bitrates[rate_index];
432 }
433
434 /*
435 * Determine how many receiver/antenna chains to use.
436 * More provides better reception via diversity. Fewer saves power.
437 * MIMO (dual stream) requires at least 2, but works better with 3.
438 * This does not determine *which* chains to use, just how many.
439 */
440 static int iwl4965_get_rx_chain_counter(struct iwl_priv *priv,
441 u8 *idle_state, u8 *rx_state)
442 {
443 u8 is_single = is_single_stream(priv);
444 u8 is_cam = test_bit(STATUS_POWER_PMI, &priv->status) ? 0 : 1;
445
446 /* # of Rx chains to use when expecting MIMO. */
447 if (is_single || (!is_cam && (priv->ps_mode == IWL_MIMO_PS_STATIC)))
448 *rx_state = 2;
449 else
450 *rx_state = 3;
451
452 /* # Rx chains when idling and maybe trying to save power */
453 switch (priv->ps_mode) {
454 case IWL_MIMO_PS_STATIC:
455 case IWL_MIMO_PS_DYNAMIC:
456 *idle_state = (is_cam) ? 2 : 1;
457 break;
458 case IWL_MIMO_PS_NONE:
459 *idle_state = (is_cam) ? *rx_state : 1;
460 break;
461 default:
462 *idle_state = 1;
463 break;
464 }
465
466 return 0;
467 }
468
469 int iwl4965_hw_rxq_stop(struct iwl_priv *priv)
470 {
471 int rc;
472 unsigned long flags;
473
474 spin_lock_irqsave(&priv->lock, flags);
475 rc = iwl_grab_nic_access(priv);
476 if (rc) {
477 spin_unlock_irqrestore(&priv->lock, flags);
478 return rc;
479 }
480
481 /* stop Rx DMA */
482 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
483 rc = iwl_poll_direct_bit(priv, FH_MEM_RSSR_RX_STATUS_REG,
484 (1 << 24), 1000);
485 if (rc < 0)
486 IWL_ERROR("Can't stop Rx DMA.\n");
487
488 iwl_release_nic_access(priv);
489 spin_unlock_irqrestore(&priv->lock, flags);
490
491 return 0;
492 }
493
494 u8 iwl4965_hw_find_station(struct iwl_priv *priv, const u8 *addr)
495 {
496 int i;
497 int start = 0;
498 int ret = IWL_INVALID_STATION;
499 unsigned long flags;
500 DECLARE_MAC_BUF(mac);
501
502 if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) ||
503 (priv->iw_mode == IEEE80211_IF_TYPE_AP))
504 start = IWL_STA_ID;
505
506 if (is_broadcast_ether_addr(addr))
507 return priv->hw_params.bcast_sta_id;
508
509 spin_lock_irqsave(&priv->sta_lock, flags);
510 for (i = start; i < priv->hw_params.max_stations; i++)
511 if ((priv->stations[i].used) &&
512 (!compare_ether_addr
513 (priv->stations[i].sta.sta.addr, addr))) {
514 ret = i;
515 goto out;
516 }
517
518 IWL_DEBUG_ASSOC_LIMIT("can not find STA %s total %d\n",
519 print_mac(mac, addr), priv->num_stations);
520
521 out:
522 spin_unlock_irqrestore(&priv->sta_lock, flags);
523 return ret;
524 }
525
526 static int iwl4965_nic_set_pwr_src(struct iwl_priv *priv, int pwr_max)
527 {
528 int ret;
529 unsigned long flags;
530
531 spin_lock_irqsave(&priv->lock, flags);
532 ret = iwl_grab_nic_access(priv);
533 if (ret) {
534 spin_unlock_irqrestore(&priv->lock, flags);
535 return ret;
536 }
537
538 if (!pwr_max) {
539 u32 val;
540
541 ret = pci_read_config_dword(priv->pci_dev, PCI_POWER_SOURCE,
542 &val);
543
544 if (val & PCI_CFG_PMC_PME_FROM_D3COLD_SUPPORT)
545 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
546 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
547 ~APMG_PS_CTRL_MSK_PWR_SRC);
548 } else
549 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
550 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
551 ~APMG_PS_CTRL_MSK_PWR_SRC);
552
553 iwl_release_nic_access(priv);
554 spin_unlock_irqrestore(&priv->lock, flags);
555
556 return ret;
557 }
558
559 static int iwl4965_rx_init(struct iwl_priv *priv, struct iwl4965_rx_queue *rxq)
560 {
561 int ret;
562 unsigned long flags;
563 unsigned int rb_size;
564
565 spin_lock_irqsave(&priv->lock, flags);
566 ret = iwl_grab_nic_access(priv);
567 if (ret) {
568 spin_unlock_irqrestore(&priv->lock, flags);
569 return ret;
570 }
571
572 if (priv->cfg->mod_params->amsdu_size_8K)
573 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K;
574 else
575 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K;
576
577 /* Stop Rx DMA */
578 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
579
580 /* Reset driver's Rx queue write index */
581 iwl_write_direct32(priv, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0);
582
583 /* Tell device where to find RBD circular buffer in DRAM */
584 iwl_write_direct32(priv, FH_RSCSR_CHNL0_RBDCB_BASE_REG,
585 rxq->dma_addr >> 8);
586
587 /* Tell device where in DRAM to update its Rx status */
588 iwl_write_direct32(priv, FH_RSCSR_CHNL0_STTS_WPTR_REG,
589 (priv->shared_phys +
590 offsetof(struct iwl4965_shared, rb_closed)) >> 4);
591
592 /* Enable Rx DMA, enable host interrupt, Rx buffer size 4k, 256 RBDs */
593 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG,
594 FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL |
595 FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL |
596 rb_size |
597 /* 0x10 << 4 | */
598 (RX_QUEUE_SIZE_LOG <<
599 FH_RCSR_RX_CONFIG_RBDCB_SIZE_BITSHIFT));
600
601 /*
602 * iwl_write32(priv,CSR_INT_COAL_REG,0);
603 */
604
605 iwl_release_nic_access(priv);
606 spin_unlock_irqrestore(&priv->lock, flags);
607
608 return 0;
609 }
610
611 /* Tell 4965 where to find the "keep warm" buffer */
612 static int iwl4965_kw_init(struct iwl_priv *priv)
613 {
614 unsigned long flags;
615 int rc;
616
617 spin_lock_irqsave(&priv->lock, flags);
618 rc = iwl_grab_nic_access(priv);
619 if (rc)
620 goto out;
621
622 iwl_write_direct32(priv, IWL_FH_KW_MEM_ADDR_REG,
623 priv->kw.dma_addr >> 4);
624 iwl_release_nic_access(priv);
625 out:
626 spin_unlock_irqrestore(&priv->lock, flags);
627 return rc;
628 }
629
630 static int iwl4965_kw_alloc(struct iwl_priv *priv)
631 {
632 struct pci_dev *dev = priv->pci_dev;
633 struct iwl4965_kw *kw = &priv->kw;
634
635 kw->size = IWL4965_KW_SIZE; /* TBW need set somewhere else */
636 kw->v_addr = pci_alloc_consistent(dev, kw->size, &kw->dma_addr);
637 if (!kw->v_addr)
638 return -ENOMEM;
639
640 return 0;
641 }
642
643 /**
644 * iwl4965_kw_free - Free the "keep warm" buffer
645 */
646 static void iwl4965_kw_free(struct iwl_priv *priv)
647 {
648 struct pci_dev *dev = priv->pci_dev;
649 struct iwl4965_kw *kw = &priv->kw;
650
651 if (kw->v_addr) {
652 pci_free_consistent(dev, kw->size, kw->v_addr, kw->dma_addr);
653 memset(kw, 0, sizeof(*kw));
654 }
655 }
656
657 /**
658 * iwl4965_txq_ctx_reset - Reset TX queue context
659 * Destroys all DMA structures and initialise them again
660 *
661 * @param priv
662 * @return error code
663 */
664 static int iwl4965_txq_ctx_reset(struct iwl_priv *priv)
665 {
666 int rc = 0;
667 int txq_id, slots_num;
668 unsigned long flags;
669
670 iwl4965_kw_free(priv);
671
672 /* Free all tx/cmd queues and keep-warm buffer */
673 iwl4965_hw_txq_ctx_free(priv);
674
675 /* Alloc keep-warm buffer */
676 rc = iwl4965_kw_alloc(priv);
677 if (rc) {
678 IWL_ERROR("Keep Warm allocation failed");
679 goto error_kw;
680 }
681
682 spin_lock_irqsave(&priv->lock, flags);
683
684 rc = iwl_grab_nic_access(priv);
685 if (unlikely(rc)) {
686 IWL_ERROR("TX reset failed");
687 spin_unlock_irqrestore(&priv->lock, flags);
688 goto error_reset;
689 }
690
691 /* Turn off all Tx DMA channels */
692 iwl_write_prph(priv, IWL49_SCD_TXFACT, 0);
693 iwl_release_nic_access(priv);
694 spin_unlock_irqrestore(&priv->lock, flags);
695
696 /* Tell 4965 where to find the keep-warm buffer */
697 rc = iwl4965_kw_init(priv);
698 if (rc) {
699 IWL_ERROR("kw_init failed\n");
700 goto error_reset;
701 }
702
703 /* Alloc and init all (default 16) Tx queues,
704 * including the command queue (#4) */
705 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
706 slots_num = (txq_id == IWL_CMD_QUEUE_NUM) ?
707 TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
708 rc = iwl4965_tx_queue_init(priv, &priv->txq[txq_id], slots_num,
709 txq_id);
710 if (rc) {
711 IWL_ERROR("Tx %d queue init failed\n", txq_id);
712 goto error;
713 }
714 }
715
716 return rc;
717
718 error:
719 iwl4965_hw_txq_ctx_free(priv);
720 error_reset:
721 iwl4965_kw_free(priv);
722 error_kw:
723 return rc;
724 }
725
726 int iwl4965_hw_nic_init(struct iwl_priv *priv)
727 {
728 int rc;
729 unsigned long flags;
730 struct iwl4965_rx_queue *rxq = &priv->rxq;
731 u8 rev_id;
732 u32 val;
733 u8 val_link;
734
735 iwl4965_power_init_handle(priv);
736
737 /* nic_init */
738 spin_lock_irqsave(&priv->lock, flags);
739
740 iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
741 CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
742
743 iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
744 rc = iwl_poll_bit(priv, CSR_GP_CNTRL,
745 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
746 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
747 if (rc < 0) {
748 spin_unlock_irqrestore(&priv->lock, flags);
749 IWL_DEBUG_INFO("Failed to init the card\n");
750 return rc;
751 }
752
753 rc = iwl_grab_nic_access(priv);
754 if (rc) {
755 spin_unlock_irqrestore(&priv->lock, flags);
756 return rc;
757 }
758
759 iwl_read_prph(priv, APMG_CLK_CTRL_REG);
760
761 iwl_write_prph(priv, APMG_CLK_CTRL_REG,
762 APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
763 iwl_read_prph(priv, APMG_CLK_CTRL_REG);
764
765 udelay(20);
766
767 iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
768 APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
769
770 iwl_release_nic_access(priv);
771 iwl_write32(priv, CSR_INT_COALESCING, 512 / 32);
772 spin_unlock_irqrestore(&priv->lock, flags);
773
774 /* Determine HW type */
775 rc = pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &rev_id);
776 if (rc)
777 return rc;
778
779 IWL_DEBUG_INFO("HW Revision ID = 0x%X\n", rev_id);
780
781 iwl4965_nic_set_pwr_src(priv, 1);
782 spin_lock_irqsave(&priv->lock, flags);
783
784 if ((rev_id & 0x80) == 0x80 && (rev_id & 0x7f) < 8) {
785 pci_read_config_dword(priv->pci_dev, PCI_REG_WUM8, &val);
786 /* Enable No Snoop field */
787 pci_write_config_dword(priv->pci_dev, PCI_REG_WUM8,
788 val & ~(1 << 11));
789 }
790
791 spin_unlock_irqrestore(&priv->lock, flags);
792
793 if (priv->eeprom.calib_version < EEPROM_TX_POWER_VERSION_NEW) {
794 IWL_ERROR("Older EEPROM detected! Aborting.\n");
795 return -EINVAL;
796 }
797
798 pci_read_config_byte(priv->pci_dev, PCI_LINK_CTRL, &val_link);
799
800 /* disable L1 entry -- workaround for pre-B1 */
801 pci_write_config_byte(priv->pci_dev, PCI_LINK_CTRL, val_link & ~0x02);
802
803 spin_lock_irqsave(&priv->lock, flags);
804
805 /* set CSR_HW_CONFIG_REG for uCode use */
806
807 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
808 CSR49_HW_IF_CONFIG_REG_BIT_4965_R |
809 CSR49_HW_IF_CONFIG_REG_BIT_RADIO_SI |
810 CSR49_HW_IF_CONFIG_REG_BIT_MAC_SI);
811
812 rc = iwl_grab_nic_access(priv);
813 if (rc < 0) {
814 spin_unlock_irqrestore(&priv->lock, flags);
815 IWL_DEBUG_INFO("Failed to init the card\n");
816 return rc;
817 }
818
819 iwl_read_prph(priv, APMG_PS_CTRL_REG);
820 iwl_set_bits_prph(priv, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
821 udelay(5);
822 iwl_clear_bits_prph(priv, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
823
824 iwl_release_nic_access(priv);
825 spin_unlock_irqrestore(&priv->lock, flags);
826
827 iwl4965_hw_card_show_info(priv);
828
829 /* end nic_init */
830
831 /* Allocate the RX queue, or reset if it is already allocated */
832 if (!rxq->bd) {
833 rc = iwl4965_rx_queue_alloc(priv);
834 if (rc) {
835 IWL_ERROR("Unable to initialize Rx queue\n");
836 return -ENOMEM;
837 }
838 } else
839 iwl4965_rx_queue_reset(priv, rxq);
840
841 iwl4965_rx_replenish(priv);
842
843 iwl4965_rx_init(priv, rxq);
844
845 spin_lock_irqsave(&priv->lock, flags);
846
847 rxq->need_update = 1;
848 iwl4965_rx_queue_update_write_ptr(priv, rxq);
849
850 spin_unlock_irqrestore(&priv->lock, flags);
851
852 /* Allocate and init all Tx and Command queues */
853 rc = iwl4965_txq_ctx_reset(priv);
854 if (rc)
855 return rc;
856
857 if (priv->eeprom.sku_cap & EEPROM_SKU_CAP_SW_RF_KILL_ENABLE)
858 IWL_DEBUG_RF_KILL("SW RF KILL supported in EEPROM.\n");
859
860 if (priv->eeprom.sku_cap & EEPROM_SKU_CAP_HW_RF_KILL_ENABLE)
861 IWL_DEBUG_RF_KILL("HW RF KILL supported in EEPROM.\n");
862
863 set_bit(STATUS_INIT, &priv->status);
864
865 return 0;
866 }
867
868 int iwl4965_hw_nic_stop_master(struct iwl_priv *priv)
869 {
870 int rc = 0;
871 u32 reg_val;
872 unsigned long flags;
873
874 spin_lock_irqsave(&priv->lock, flags);
875
876 /* set stop master bit */
877 iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
878
879 reg_val = iwl_read32(priv, CSR_GP_CNTRL);
880
881 if (CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE ==
882 (reg_val & CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE))
883 IWL_DEBUG_INFO("Card in power save, master is already "
884 "stopped\n");
885 else {
886 rc = iwl_poll_bit(priv, CSR_RESET,
887 CSR_RESET_REG_FLAG_MASTER_DISABLED,
888 CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
889 if (rc < 0) {
890 spin_unlock_irqrestore(&priv->lock, flags);
891 return rc;
892 }
893 }
894
895 spin_unlock_irqrestore(&priv->lock, flags);
896 IWL_DEBUG_INFO("stop master\n");
897
898 return rc;
899 }
900
901 /**
902 * iwl4965_hw_txq_ctx_stop - Stop all Tx DMA channels, free Tx queue memory
903 */
904 void iwl4965_hw_txq_ctx_stop(struct iwl_priv *priv)
905 {
906
907 int txq_id;
908 unsigned long flags;
909
910 /* Stop each Tx DMA channel, and wait for it to be idle */
911 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
912 spin_lock_irqsave(&priv->lock, flags);
913 if (iwl_grab_nic_access(priv)) {
914 spin_unlock_irqrestore(&priv->lock, flags);
915 continue;
916 }
917
918 iwl_write_direct32(priv,
919 IWL_FH_TCSR_CHNL_TX_CONFIG_REG(txq_id), 0x0);
920 iwl_poll_direct_bit(priv, IWL_FH_TSSR_TX_STATUS_REG,
921 IWL_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE
922 (txq_id), 200);
923 iwl_release_nic_access(priv);
924 spin_unlock_irqrestore(&priv->lock, flags);
925 }
926
927 /* Deallocate memory for all Tx queues */
928 iwl4965_hw_txq_ctx_free(priv);
929 }
930
931 int iwl4965_hw_nic_reset(struct iwl_priv *priv)
932 {
933 int rc = 0;
934 unsigned long flags;
935
936 iwl4965_hw_nic_stop_master(priv);
937
938 spin_lock_irqsave(&priv->lock, flags);
939
940 iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
941
942 udelay(10);
943
944 iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
945 rc = iwl_poll_bit(priv, CSR_RESET,
946 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
947 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25);
948
949 udelay(10);
950
951 rc = iwl_grab_nic_access(priv);
952 if (!rc) {
953 iwl_write_prph(priv, APMG_CLK_EN_REG,
954 APMG_CLK_VAL_DMA_CLK_RQT |
955 APMG_CLK_VAL_BSM_CLK_RQT);
956
957 udelay(10);
958
959 iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
960 APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
961
962 iwl_release_nic_access(priv);
963 }
964
965 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
966 wake_up_interruptible(&priv->wait_command_queue);
967
968 spin_unlock_irqrestore(&priv->lock, flags);
969
970 return rc;
971
972 }
973
974 #define REG_RECALIB_PERIOD (60)
975
976 /**
977 * iwl4965_bg_statistics_periodic - Timer callback to queue statistics
978 *
979 * This callback is provided in order to send a statistics request.
980 *
981 * This timer function is continually reset to execute within
982 * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
983 * was received. We need to ensure we receive the statistics in order
984 * to update the temperature used for calibrating the TXPOWER.
985 */
986 static void iwl4965_bg_statistics_periodic(unsigned long data)
987 {
988 struct iwl_priv *priv = (struct iwl_priv *)data;
989
990 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
991 return;
992
993 iwl_send_statistics_request(priv, CMD_ASYNC);
994 }
995
996 #define CT_LIMIT_CONST 259
997 #define TM_CT_KILL_THRESHOLD 110
998
999 void iwl4965_rf_kill_ct_config(struct iwl_priv *priv)
1000 {
1001 struct iwl4965_ct_kill_config cmd;
1002 u32 R1, R2, R3;
1003 u32 temp_th;
1004 u32 crit_temperature;
1005 unsigned long flags;
1006 int ret = 0;
1007
1008 spin_lock_irqsave(&priv->lock, flags);
1009 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
1010 CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
1011 spin_unlock_irqrestore(&priv->lock, flags);
1012
1013 if (priv->statistics.flag & STATISTICS_REPLY_FLG_FAT_MODE_MSK) {
1014 R1 = (s32)le32_to_cpu(priv->card_alive_init.therm_r1[1]);
1015 R2 = (s32)le32_to_cpu(priv->card_alive_init.therm_r2[1]);
1016 R3 = (s32)le32_to_cpu(priv->card_alive_init.therm_r3[1]);
1017 } else {
1018 R1 = (s32)le32_to_cpu(priv->card_alive_init.therm_r1[0]);
1019 R2 = (s32)le32_to_cpu(priv->card_alive_init.therm_r2[0]);
1020 R3 = (s32)le32_to_cpu(priv->card_alive_init.therm_r3[0]);
1021 }
1022
1023 temp_th = CELSIUS_TO_KELVIN(TM_CT_KILL_THRESHOLD);
1024
1025 crit_temperature = ((temp_th * (R3-R1))/CT_LIMIT_CONST) + R2;
1026 cmd.critical_temperature_R = cpu_to_le32(crit_temperature);
1027 ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
1028 sizeof(cmd), &cmd);
1029 if (ret)
1030 IWL_ERROR("REPLY_CT_KILL_CONFIG_CMD failed\n");
1031 else
1032 IWL_DEBUG_INFO("REPLY_CT_KILL_CONFIG_CMD succeeded\n");
1033 }
1034
1035 #ifdef CONFIG_IWL4965_SENSITIVITY
1036
1037 /* "false alarms" are signals that our DSP tries to lock onto,
1038 * but then determines that they are either noise, or transmissions
1039 * from a distant wireless network (also "noise", really) that get
1040 * "stepped on" by stronger transmissions within our own network.
1041 * This algorithm attempts to set a sensitivity level that is high
1042 * enough to receive all of our own network traffic, but not so
1043 * high that our DSP gets too busy trying to lock onto non-network
1044 * activity/noise. */
1045 static int iwl4965_sens_energy_cck(struct iwl_priv *priv,
1046 u32 norm_fa,
1047 u32 rx_enable_time,
1048 struct statistics_general_data *rx_info)
1049 {
1050 u32 max_nrg_cck = 0;
1051 int i = 0;
1052 u8 max_silence_rssi = 0;
1053 u32 silence_ref = 0;
1054 u8 silence_rssi_a = 0;
1055 u8 silence_rssi_b = 0;
1056 u8 silence_rssi_c = 0;
1057 u32 val;
1058
1059 /* "false_alarms" values below are cross-multiplications to assess the
1060 * numbers of false alarms within the measured period of actual Rx
1061 * (Rx is off when we're txing), vs the min/max expected false alarms
1062 * (some should be expected if rx is sensitive enough) in a
1063 * hypothetical listening period of 200 time units (TU), 204.8 msec:
1064 *
1065 * MIN_FA/fixed-time < false_alarms/actual-rx-time < MAX_FA/beacon-time
1066 *
1067 * */
1068 u32 false_alarms = norm_fa * 200 * 1024;
1069 u32 max_false_alarms = MAX_FA_CCK * rx_enable_time;
1070 u32 min_false_alarms = MIN_FA_CCK * rx_enable_time;
1071 struct iwl4965_sensitivity_data *data = NULL;
1072
1073 data = &(priv->sensitivity_data);
1074
1075 data->nrg_auto_corr_silence_diff = 0;
1076
1077 /* Find max silence rssi among all 3 receivers.
1078 * This is background noise, which may include transmissions from other
1079 * networks, measured during silence before our network's beacon */
1080 silence_rssi_a = (u8)((rx_info->beacon_silence_rssi_a &
1081 ALL_BAND_FILTER) >> 8);
1082 silence_rssi_b = (u8)((rx_info->beacon_silence_rssi_b &
1083 ALL_BAND_FILTER) >> 8);
1084 silence_rssi_c = (u8)((rx_info->beacon_silence_rssi_c &
1085 ALL_BAND_FILTER) >> 8);
1086
1087 val = max(silence_rssi_b, silence_rssi_c);
1088 max_silence_rssi = max(silence_rssi_a, (u8) val);
1089
1090 /* Store silence rssi in 20-beacon history table */
1091 data->nrg_silence_rssi[data->nrg_silence_idx] = max_silence_rssi;
1092 data->nrg_silence_idx++;
1093 if (data->nrg_silence_idx >= NRG_NUM_PREV_STAT_L)
1094 data->nrg_silence_idx = 0;
1095
1096 /* Find max silence rssi across 20 beacon history */
1097 for (i = 0; i < NRG_NUM_PREV_STAT_L; i++) {
1098 val = data->nrg_silence_rssi[i];
1099 silence_ref = max(silence_ref, val);
1100 }
1101 IWL_DEBUG_CALIB("silence a %u, b %u, c %u, 20-bcn max %u\n",
1102 silence_rssi_a, silence_rssi_b, silence_rssi_c,
1103 silence_ref);
1104
1105 /* Find max rx energy (min value!) among all 3 receivers,
1106 * measured during beacon frame.
1107 * Save it in 10-beacon history table. */
1108 i = data->nrg_energy_idx;
1109 val = min(rx_info->beacon_energy_b, rx_info->beacon_energy_c);
1110 data->nrg_value[i] = min(rx_info->beacon_energy_a, val);
1111
1112 data->nrg_energy_idx++;
1113 if (data->nrg_energy_idx >= 10)
1114 data->nrg_energy_idx = 0;
1115
1116 /* Find min rx energy (max value) across 10 beacon history.
1117 * This is the minimum signal level that we want to receive well.
1118 * Add backoff (margin so we don't miss slightly lower energy frames).
1119 * This establishes an upper bound (min value) for energy threshold. */
1120 max_nrg_cck = data->nrg_value[0];
1121 for (i = 1; i < 10; i++)
1122 max_nrg_cck = (u32) max(max_nrg_cck, (data->nrg_value[i]));
1123 max_nrg_cck += 6;
1124
1125 IWL_DEBUG_CALIB("rx energy a %u, b %u, c %u, 10-bcn max/min %u\n",
1126 rx_info->beacon_energy_a, rx_info->beacon_energy_b,
1127 rx_info->beacon_energy_c, max_nrg_cck - 6);
1128
1129 /* Count number of consecutive beacons with fewer-than-desired
1130 * false alarms. */
1131 if (false_alarms < min_false_alarms)
1132 data->num_in_cck_no_fa++;
1133 else
1134 data->num_in_cck_no_fa = 0;
1135 IWL_DEBUG_CALIB("consecutive bcns with few false alarms = %u\n",
1136 data->num_in_cck_no_fa);
1137
1138 /* If we got too many false alarms this time, reduce sensitivity */
1139 if (false_alarms > max_false_alarms) {
1140 IWL_DEBUG_CALIB("norm FA %u > max FA %u\n",
1141 false_alarms, max_false_alarms);
1142 IWL_DEBUG_CALIB("... reducing sensitivity\n");
1143 data->nrg_curr_state = IWL_FA_TOO_MANY;
1144
1145 if (data->auto_corr_cck > AUTO_CORR_MAX_TH_CCK) {
1146 /* Store for "fewer than desired" on later beacon */
1147 data->nrg_silence_ref = silence_ref;
1148
1149 /* increase energy threshold (reduce nrg value)
1150 * to decrease sensitivity */
1151 if (data->nrg_th_cck > (NRG_MAX_CCK + NRG_STEP_CCK))
1152 data->nrg_th_cck = data->nrg_th_cck
1153 - NRG_STEP_CCK;
1154 }
1155
1156 /* increase auto_corr values to decrease sensitivity */
1157 if (data->auto_corr_cck < AUTO_CORR_MAX_TH_CCK)
1158 data->auto_corr_cck = AUTO_CORR_MAX_TH_CCK + 1;
1159 else {
1160 val = data->auto_corr_cck + AUTO_CORR_STEP_CCK;
1161 data->auto_corr_cck = min((u32)AUTO_CORR_MAX_CCK, val);
1162 }
1163 val = data->auto_corr_cck_mrc + AUTO_CORR_STEP_CCK;
1164 data->auto_corr_cck_mrc = min((u32)AUTO_CORR_MAX_CCK_MRC, val);
1165
1166 /* Else if we got fewer than desired, increase sensitivity */
1167 } else if (false_alarms < min_false_alarms) {
1168 data->nrg_curr_state = IWL_FA_TOO_FEW;
1169
1170 /* Compare silence level with silence level for most recent
1171 * healthy number or too many false alarms */
1172 data->nrg_auto_corr_silence_diff = (s32)data->nrg_silence_ref -
1173 (s32)silence_ref;
1174
1175 IWL_DEBUG_CALIB("norm FA %u < min FA %u, silence diff %d\n",
1176 false_alarms, min_false_alarms,
1177 data->nrg_auto_corr_silence_diff);
1178
1179 /* Increase value to increase sensitivity, but only if:
1180 * 1a) previous beacon did *not* have *too many* false alarms
1181 * 1b) AND there's a significant difference in Rx levels
1182 * from a previous beacon with too many, or healthy # FAs
1183 * OR 2) We've seen a lot of beacons (100) with too few
1184 * false alarms */
1185 if ((data->nrg_prev_state != IWL_FA_TOO_MANY) &&
1186 ((data->nrg_auto_corr_silence_diff > NRG_DIFF) ||
1187 (data->num_in_cck_no_fa > MAX_NUMBER_CCK_NO_FA))) {
1188
1189 IWL_DEBUG_CALIB("... increasing sensitivity\n");
1190 /* Increase nrg value to increase sensitivity */
1191 val = data->nrg_th_cck + NRG_STEP_CCK;
1192 data->nrg_th_cck = min((u32)NRG_MIN_CCK, val);
1193
1194 /* Decrease auto_corr values to increase sensitivity */
1195 val = data->auto_corr_cck - AUTO_CORR_STEP_CCK;
1196 data->auto_corr_cck = max((u32)AUTO_CORR_MIN_CCK, val);
1197
1198 val = data->auto_corr_cck_mrc - AUTO_CORR_STEP_CCK;
1199 data->auto_corr_cck_mrc =
1200 max((u32)AUTO_CORR_MIN_CCK_MRC, val);
1201
1202 } else
1203 IWL_DEBUG_CALIB("... but not changing sensitivity\n");
1204
1205 /* Else we got a healthy number of false alarms, keep status quo */
1206 } else {
1207 IWL_DEBUG_CALIB(" FA in safe zone\n");
1208 data->nrg_curr_state = IWL_FA_GOOD_RANGE;
1209
1210 /* Store for use in "fewer than desired" with later beacon */
1211 data->nrg_silence_ref = silence_ref;
1212
1213 /* If previous beacon had too many false alarms,
1214 * give it some extra margin by reducing sensitivity again
1215 * (but don't go below measured energy of desired Rx) */
1216 if (IWL_FA_TOO_MANY == data->nrg_prev_state) {
1217 IWL_DEBUG_CALIB("... increasing margin\n");
1218 data->nrg_th_cck -= NRG_MARGIN;
1219 }
1220 }
1221
1222 /* Make sure the energy threshold does not go above the measured
1223 * energy of the desired Rx signals (reduced by backoff margin),
1224 * or else we might start missing Rx frames.
1225 * Lower value is higher energy, so we use max()!
1226 */
1227 data->nrg_th_cck = max(max_nrg_cck, data->nrg_th_cck);
1228 IWL_DEBUG_CALIB("new nrg_th_cck %u\n", data->nrg_th_cck);
1229
1230 data->nrg_prev_state = data->nrg_curr_state;
1231
1232 return 0;
1233 }
1234
1235
1236 static int iwl4965_sens_auto_corr_ofdm(struct iwl_priv *priv,
1237 u32 norm_fa,
1238 u32 rx_enable_time)
1239 {
1240 u32 val;
1241 u32 false_alarms = norm_fa * 200 * 1024;
1242 u32 max_false_alarms = MAX_FA_OFDM * rx_enable_time;
1243 u32 min_false_alarms = MIN_FA_OFDM * rx_enable_time;
1244 struct iwl4965_sensitivity_data *data = NULL;
1245
1246 data = &(priv->sensitivity_data);
1247
1248 /* If we got too many false alarms this time, reduce sensitivity */
1249 if (false_alarms > max_false_alarms) {
1250
1251 IWL_DEBUG_CALIB("norm FA %u > max FA %u)\n",
1252 false_alarms, max_false_alarms);
1253
1254 val = data->auto_corr_ofdm + AUTO_CORR_STEP_OFDM;
1255 data->auto_corr_ofdm =
1256 min((u32)AUTO_CORR_MAX_OFDM, val);
1257
1258 val = data->auto_corr_ofdm_mrc + AUTO_CORR_STEP_OFDM;
1259 data->auto_corr_ofdm_mrc =
1260 min((u32)AUTO_CORR_MAX_OFDM_MRC, val);
1261
1262 val = data->auto_corr_ofdm_x1 + AUTO_CORR_STEP_OFDM;
1263 data->auto_corr_ofdm_x1 =
1264 min((u32)AUTO_CORR_MAX_OFDM_X1, val);
1265
1266 val = data->auto_corr_ofdm_mrc_x1 + AUTO_CORR_STEP_OFDM;
1267 data->auto_corr_ofdm_mrc_x1 =
1268 min((u32)AUTO_CORR_MAX_OFDM_MRC_X1, val);
1269 }
1270
1271 /* Else if we got fewer than desired, increase sensitivity */
1272 else if (false_alarms < min_false_alarms) {
1273
1274 IWL_DEBUG_CALIB("norm FA %u < min FA %u\n",
1275 false_alarms, min_false_alarms);
1276
1277 val = data->auto_corr_ofdm - AUTO_CORR_STEP_OFDM;
1278 data->auto_corr_ofdm =
1279 max((u32)AUTO_CORR_MIN_OFDM, val);
1280
1281 val = data->auto_corr_ofdm_mrc - AUTO_CORR_STEP_OFDM;
1282 data->auto_corr_ofdm_mrc =
1283 max((u32)AUTO_CORR_MIN_OFDM_MRC, val);
1284
1285 val = data->auto_corr_ofdm_x1 - AUTO_CORR_STEP_OFDM;
1286 data->auto_corr_ofdm_x1 =
1287 max((u32)AUTO_CORR_MIN_OFDM_X1, val);
1288
1289 val = data->auto_corr_ofdm_mrc_x1 - AUTO_CORR_STEP_OFDM;
1290 data->auto_corr_ofdm_mrc_x1 =
1291 max((u32)AUTO_CORR_MIN_OFDM_MRC_X1, val);
1292 }
1293
1294 else
1295 IWL_DEBUG_CALIB("min FA %u < norm FA %u < max FA %u OK\n",
1296 min_false_alarms, false_alarms, max_false_alarms);
1297
1298 return 0;
1299 }
1300
1301 static int iwl4965_sensitivity_callback(struct iwl_priv *priv,
1302 struct iwl_cmd *cmd, struct sk_buff *skb)
1303 {
1304 /* We didn't cache the SKB; let the caller free it */
1305 return 1;
1306 }
1307
1308 /* Prepare a SENSITIVITY_CMD, send to uCode if values have changed */
1309 static int iwl4965_sensitivity_write(struct iwl_priv *priv, u8 flags)
1310 {
1311 struct iwl4965_sensitivity_cmd cmd ;
1312 struct iwl4965_sensitivity_data *data = NULL;
1313 struct iwl_host_cmd cmd_out = {
1314 .id = SENSITIVITY_CMD,
1315 .len = sizeof(struct iwl4965_sensitivity_cmd),
1316 .meta.flags = flags,
1317 .data = &cmd,
1318 };
1319 int ret;
1320
1321 data = &(priv->sensitivity_data);
1322
1323 memset(&cmd, 0, sizeof(cmd));
1324
1325 cmd.table[HD_AUTO_CORR32_X4_TH_ADD_MIN_INDEX] =
1326 cpu_to_le16((u16)data->auto_corr_ofdm);
1327 cmd.table[HD_AUTO_CORR32_X4_TH_ADD_MIN_MRC_INDEX] =
1328 cpu_to_le16((u16)data->auto_corr_ofdm_mrc);
1329 cmd.table[HD_AUTO_CORR32_X1_TH_ADD_MIN_INDEX] =
1330 cpu_to_le16((u16)data->auto_corr_ofdm_x1);
1331 cmd.table[HD_AUTO_CORR32_X1_TH_ADD_MIN_MRC_INDEX] =
1332 cpu_to_le16((u16)data->auto_corr_ofdm_mrc_x1);
1333
1334 cmd.table[HD_AUTO_CORR40_X4_TH_ADD_MIN_INDEX] =
1335 cpu_to_le16((u16)data->auto_corr_cck);
1336 cmd.table[HD_AUTO_CORR40_X4_TH_ADD_MIN_MRC_INDEX] =
1337 cpu_to_le16((u16)data->auto_corr_cck_mrc);
1338
1339 cmd.table[HD_MIN_ENERGY_CCK_DET_INDEX] =
1340 cpu_to_le16((u16)data->nrg_th_cck);
1341 cmd.table[HD_MIN_ENERGY_OFDM_DET_INDEX] =
1342 cpu_to_le16((u16)data->nrg_th_ofdm);
1343
1344 cmd.table[HD_BARKER_CORR_TH_ADD_MIN_INDEX] =
1345 __constant_cpu_to_le16(190);
1346 cmd.table[HD_BARKER_CORR_TH_ADD_MIN_MRC_INDEX] =
1347 __constant_cpu_to_le16(390);
1348 cmd.table[HD_OFDM_ENERGY_TH_IN_INDEX] =
1349 __constant_cpu_to_le16(62);
1350
1351 IWL_DEBUG_CALIB("ofdm: ac %u mrc %u x1 %u mrc_x1 %u thresh %u\n",
1352 data->auto_corr_ofdm, data->auto_corr_ofdm_mrc,
1353 data->auto_corr_ofdm_x1, data->auto_corr_ofdm_mrc_x1,
1354 data->nrg_th_ofdm);
1355
1356 IWL_DEBUG_CALIB("cck: ac %u mrc %u thresh %u\n",
1357 data->auto_corr_cck, data->auto_corr_cck_mrc,
1358 data->nrg_th_cck);
1359
1360 /* Update uCode's "work" table, and copy it to DSP */
1361 cmd.control = SENSITIVITY_CMD_CONTROL_WORK_TABLE;
1362
1363 if (flags & CMD_ASYNC)
1364 cmd_out.meta.u.callback = iwl4965_sensitivity_callback;
1365
1366 /* Don't send command to uCode if nothing has changed */
1367 if (!memcmp(&cmd.table[0], &(priv->sensitivity_tbl[0]),
1368 sizeof(u16)*HD_TABLE_SIZE)) {
1369 IWL_DEBUG_CALIB("No change in SENSITIVITY_CMD\n");
1370 return 0;
1371 }
1372
1373 /* Copy table for comparison next time */
1374 memcpy(&(priv->sensitivity_tbl[0]), &(cmd.table[0]),
1375 sizeof(u16)*HD_TABLE_SIZE);
1376
1377 ret = iwl_send_cmd(priv, &cmd_out);
1378 if (ret)
1379 IWL_ERROR("SENSITIVITY_CMD failed\n");
1380
1381 return ret;
1382 }
1383
1384 void iwl4965_init_sensitivity(struct iwl_priv *priv, u8 flags, u8 force)
1385 {
1386 struct iwl4965_sensitivity_data *data = NULL;
1387 int i;
1388 int ret = 0;
1389
1390 IWL_DEBUG_CALIB("Start iwl4965_init_sensitivity\n");
1391
1392 if (force)
1393 memset(&(priv->sensitivity_tbl[0]), 0,
1394 sizeof(u16)*HD_TABLE_SIZE);
1395
1396 /* Clear driver's sensitivity algo data */
1397 data = &(priv->sensitivity_data);
1398 memset(data, 0, sizeof(struct iwl4965_sensitivity_data));
1399
1400 data->num_in_cck_no_fa = 0;
1401 data->nrg_curr_state = IWL_FA_TOO_MANY;
1402 data->nrg_prev_state = IWL_FA_TOO_MANY;
1403 data->nrg_silence_ref = 0;
1404 data->nrg_silence_idx = 0;
1405 data->nrg_energy_idx = 0;
1406
1407 for (i = 0; i < 10; i++)
1408 data->nrg_value[i] = 0;
1409
1410 for (i = 0; i < NRG_NUM_PREV_STAT_L; i++)
1411 data->nrg_silence_rssi[i] = 0;
1412
1413 data->auto_corr_ofdm = 90;
1414 data->auto_corr_ofdm_mrc = 170;
1415 data->auto_corr_ofdm_x1 = 105;
1416 data->auto_corr_ofdm_mrc_x1 = 220;
1417 data->auto_corr_cck = AUTO_CORR_CCK_MIN_VAL_DEF;
1418 data->auto_corr_cck_mrc = 200;
1419 data->nrg_th_cck = 100;
1420 data->nrg_th_ofdm = 100;
1421
1422 data->last_bad_plcp_cnt_ofdm = 0;
1423 data->last_fa_cnt_ofdm = 0;
1424 data->last_bad_plcp_cnt_cck = 0;
1425 data->last_fa_cnt_cck = 0;
1426
1427 /* Clear prior Sensitivity command data to force send to uCode */
1428 if (force)
1429 memset(&(priv->sensitivity_tbl[0]), 0,
1430 sizeof(u16)*HD_TABLE_SIZE);
1431
1432 ret |= iwl4965_sensitivity_write(priv, flags);
1433 IWL_DEBUG_CALIB("<<return 0x%X\n", ret);
1434
1435 return;
1436 }
1437
1438
1439 /* Reset differential Rx gains in NIC to prepare for chain noise calibration.
1440 * Called after every association, but this runs only once!
1441 * ... once chain noise is calibrated the first time, it's good forever. */
1442 void iwl4965_chain_noise_reset(struct iwl_priv *priv)
1443 {
1444 struct iwl4965_chain_noise_data *data = NULL;
1445
1446 data = &(priv->chain_noise_data);
1447 if ((data->state == IWL_CHAIN_NOISE_ALIVE) && iwl_is_associated(priv)) {
1448 struct iwl4965_calibration_cmd cmd;
1449
1450 memset(&cmd, 0, sizeof(cmd));
1451 cmd.opCode = PHY_CALIBRATE_DIFF_GAIN_CMD;
1452 cmd.diff_gain_a = 0;
1453 cmd.diff_gain_b = 0;
1454 cmd.diff_gain_c = 0;
1455 iwl_send_cmd_pdu_async(priv, REPLY_PHY_CALIBRATION_CMD,
1456 sizeof(cmd), &cmd, NULL);
1457 msleep(4);
1458 data->state = IWL_CHAIN_NOISE_ACCUMULATE;
1459 IWL_DEBUG_CALIB("Run chain_noise_calibrate\n");
1460 }
1461 return;
1462 }
1463
1464 /*
1465 * Accumulate 20 beacons of signal and noise statistics for each of
1466 * 3 receivers/antennas/rx-chains, then figure out:
1467 * 1) Which antennas are connected.
1468 * 2) Differential rx gain settings to balance the 3 receivers.
1469 */
1470 static void iwl4965_noise_calibration(struct iwl_priv *priv,
1471 struct iwl4965_notif_statistics *stat_resp)
1472 {
1473 struct iwl4965_chain_noise_data *data = NULL;
1474 int ret = 0;
1475
1476 u32 chain_noise_a;
1477 u32 chain_noise_b;
1478 u32 chain_noise_c;
1479 u32 chain_sig_a;
1480 u32 chain_sig_b;
1481 u32 chain_sig_c;
1482 u32 average_sig[NUM_RX_CHAINS] = {INITIALIZATION_VALUE};
1483 u32 average_noise[NUM_RX_CHAINS] = {INITIALIZATION_VALUE};
1484 u32 max_average_sig;
1485 u16 max_average_sig_antenna_i;
1486 u32 min_average_noise = MIN_AVERAGE_NOISE_MAX_VALUE;
1487 u16 min_average_noise_antenna_i = INITIALIZATION_VALUE;
1488 u16 i = 0;
1489 u16 chan_num = INITIALIZATION_VALUE;
1490 u32 band = INITIALIZATION_VALUE;
1491 u32 active_chains = 0;
1492 unsigned long flags;
1493 struct statistics_rx_non_phy *rx_info = &(stat_resp->rx.general);
1494
1495 data = &(priv->chain_noise_data);
1496
1497 /* Accumulate just the first 20 beacons after the first association,
1498 * then we're done forever. */
1499 if (data->state != IWL_CHAIN_NOISE_ACCUMULATE) {
1500 if (data->state == IWL_CHAIN_NOISE_ALIVE)
1501 IWL_DEBUG_CALIB("Wait for noise calib reset\n");
1502 return;
1503 }
1504
1505 spin_lock_irqsave(&priv->lock, flags);
1506 if (rx_info->interference_data_flag != INTERFERENCE_DATA_AVAILABLE) {
1507 IWL_DEBUG_CALIB(" << Interference data unavailable\n");
1508 spin_unlock_irqrestore(&priv->lock, flags);
1509 return;
1510 }
1511
1512 band = (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) ? 0 : 1;
1513 chan_num = le16_to_cpu(priv->staging_rxon.channel);
1514
1515 /* Make sure we accumulate data for just the associated channel
1516 * (even if scanning). */
1517 if ((chan_num != (le32_to_cpu(stat_resp->flag) >> 16)) ||
1518 ((STATISTICS_REPLY_FLG_BAND_24G_MSK ==
1519 (stat_resp->flag & STATISTICS_REPLY_FLG_BAND_24G_MSK)) && band)) {
1520 IWL_DEBUG_CALIB("Stats not from chan=%d, band=%d\n",
1521 chan_num, band);
1522 spin_unlock_irqrestore(&priv->lock, flags);
1523 return;
1524 }
1525
1526 /* Accumulate beacon statistics values across 20 beacons */
1527 chain_noise_a = le32_to_cpu(rx_info->beacon_silence_rssi_a) &
1528 IN_BAND_FILTER;
1529 chain_noise_b = le32_to_cpu(rx_info->beacon_silence_rssi_b) &
1530 IN_BAND_FILTER;
1531 chain_noise_c = le32_to_cpu(rx_info->beacon_silence_rssi_c) &
1532 IN_BAND_FILTER;
1533
1534 chain_sig_a = le32_to_cpu(rx_info->beacon_rssi_a) & IN_BAND_FILTER;
1535 chain_sig_b = le32_to_cpu(rx_info->beacon_rssi_b) & IN_BAND_FILTER;
1536 chain_sig_c = le32_to_cpu(rx_info->beacon_rssi_c) & IN_BAND_FILTER;
1537
1538 spin_unlock_irqrestore(&priv->lock, flags);
1539
1540 data->beacon_count++;
1541
1542 data->chain_noise_a = (chain_noise_a + data->chain_noise_a);
1543 data->chain_noise_b = (chain_noise_b + data->chain_noise_b);
1544 data->chain_noise_c = (chain_noise_c + data->chain_noise_c);
1545
1546 data->chain_signal_a = (chain_sig_a + data->chain_signal_a);
1547 data->chain_signal_b = (chain_sig_b + data->chain_signal_b);
1548 data->chain_signal_c = (chain_sig_c + data->chain_signal_c);
1549
1550 IWL_DEBUG_CALIB("chan=%d, band=%d, beacon=%d\n", chan_num, band,
1551 data->beacon_count);
1552 IWL_DEBUG_CALIB("chain_sig: a %d b %d c %d\n",
1553 chain_sig_a, chain_sig_b, chain_sig_c);
1554 IWL_DEBUG_CALIB("chain_noise: a %d b %d c %d\n",
1555 chain_noise_a, chain_noise_b, chain_noise_c);
1556
1557 /* If this is the 20th beacon, determine:
1558 * 1) Disconnected antennas (using signal strengths)
1559 * 2) Differential gain (using silence noise) to balance receivers */
1560 if (data->beacon_count == CAL_NUM_OF_BEACONS) {
1561
1562 /* Analyze signal for disconnected antenna */
1563 average_sig[0] = (data->chain_signal_a) / CAL_NUM_OF_BEACONS;
1564 average_sig[1] = (data->chain_signal_b) / CAL_NUM_OF_BEACONS;
1565 average_sig[2] = (data->chain_signal_c) / CAL_NUM_OF_BEACONS;
1566
1567 if (average_sig[0] >= average_sig[1]) {
1568 max_average_sig = average_sig[0];
1569 max_average_sig_antenna_i = 0;
1570 active_chains = (1 << max_average_sig_antenna_i);
1571 } else {
1572 max_average_sig = average_sig[1];
1573 max_average_sig_antenna_i = 1;
1574 active_chains = (1 << max_average_sig_antenna_i);
1575 }
1576
1577 if (average_sig[2] >= max_average_sig) {
1578 max_average_sig = average_sig[2];
1579 max_average_sig_antenna_i = 2;
1580 active_chains = (1 << max_average_sig_antenna_i);
1581 }
1582
1583 IWL_DEBUG_CALIB("average_sig: a %d b %d c %d\n",
1584 average_sig[0], average_sig[1], average_sig[2]);
1585 IWL_DEBUG_CALIB("max_average_sig = %d, antenna %d\n",
1586 max_average_sig, max_average_sig_antenna_i);
1587
1588 /* Compare signal strengths for all 3 receivers. */
1589 for (i = 0; i < NUM_RX_CHAINS; i++) {
1590 if (i != max_average_sig_antenna_i) {
1591 s32 rssi_delta = (max_average_sig -
1592 average_sig[i]);
1593
1594 /* If signal is very weak, compared with
1595 * strongest, mark it as disconnected. */
1596 if (rssi_delta > MAXIMUM_ALLOWED_PATHLOSS)
1597 data->disconn_array[i] = 1;
1598 else
1599 active_chains |= (1 << i);
1600 IWL_DEBUG_CALIB("i = %d rssiDelta = %d "
1601 "disconn_array[i] = %d\n",
1602 i, rssi_delta, data->disconn_array[i]);
1603 }
1604 }
1605
1606 /*If both chains A & B are disconnected -
1607 * connect B and leave A as is */
1608 if (data->disconn_array[CHAIN_A] &&
1609 data->disconn_array[CHAIN_B]) {
1610 data->disconn_array[CHAIN_B] = 0;
1611 active_chains |= (1 << CHAIN_B);
1612 IWL_DEBUG_CALIB("both A & B chains are disconnected! "
1613 "W/A - declare B as connected\n");
1614 }
1615
1616 IWL_DEBUG_CALIB("active_chains (bitwise) = 0x%x\n",
1617 active_chains);
1618
1619 /* Save for use within RXON, TX, SCAN commands, etc. */
1620 priv->valid_antenna = active_chains;
1621
1622 /* Analyze noise for rx balance */
1623 average_noise[0] = ((data->chain_noise_a)/CAL_NUM_OF_BEACONS);
1624 average_noise[1] = ((data->chain_noise_b)/CAL_NUM_OF_BEACONS);
1625 average_noise[2] = ((data->chain_noise_c)/CAL_NUM_OF_BEACONS);
1626
1627 for (i = 0; i < NUM_RX_CHAINS; i++) {
1628 if (!(data->disconn_array[i]) &&
1629 (average_noise[i] <= min_average_noise)) {
1630 /* This means that chain i is active and has
1631 * lower noise values so far: */
1632 min_average_noise = average_noise[i];
1633 min_average_noise_antenna_i = i;
1634 }
1635 }
1636
1637 data->delta_gain_code[min_average_noise_antenna_i] = 0;
1638
1639 IWL_DEBUG_CALIB("average_noise: a %d b %d c %d\n",
1640 average_noise[0], average_noise[1],
1641 average_noise[2]);
1642
1643 IWL_DEBUG_CALIB("min_average_noise = %d, antenna %d\n",
1644 min_average_noise, min_average_noise_antenna_i);
1645
1646 for (i = 0; i < NUM_RX_CHAINS; i++) {
1647 s32 delta_g = 0;
1648
1649 if (!(data->disconn_array[i]) &&
1650 (data->delta_gain_code[i] ==
1651 CHAIN_NOISE_DELTA_GAIN_INIT_VAL)) {
1652 delta_g = average_noise[i] - min_average_noise;
1653 data->delta_gain_code[i] = (u8)((delta_g *
1654 10) / 15);
1655 if (CHAIN_NOISE_MAX_DELTA_GAIN_CODE <
1656 data->delta_gain_code[i])
1657 data->delta_gain_code[i] =
1658 CHAIN_NOISE_MAX_DELTA_GAIN_CODE;
1659
1660 data->delta_gain_code[i] =
1661 (data->delta_gain_code[i] | (1 << 2));
1662 } else
1663 data->delta_gain_code[i] = 0;
1664 }
1665 IWL_DEBUG_CALIB("delta_gain_codes: a %d b %d c %d\n",
1666 data->delta_gain_code[0],
1667 data->delta_gain_code[1],
1668 data->delta_gain_code[2]);
1669
1670 /* Differential gain gets sent to uCode only once */
1671 if (!data->radio_write) {
1672 struct iwl4965_calibration_cmd cmd;
1673 data->radio_write = 1;
1674
1675 memset(&cmd, 0, sizeof(cmd));
1676 cmd.opCode = PHY_CALIBRATE_DIFF_GAIN_CMD;
1677 cmd.diff_gain_a = data->delta_gain_code[0];
1678 cmd.diff_gain_b = data->delta_gain_code[1];
1679 cmd.diff_gain_c = data->delta_gain_code[2];
1680 ret = iwl_send_cmd_pdu(priv, REPLY_PHY_CALIBRATION_CMD,
1681 sizeof(cmd), &cmd);
1682 if (ret)
1683 IWL_DEBUG_CALIB("fail sending cmd "
1684 "REPLY_PHY_CALIBRATION_CMD \n");
1685
1686 /* TODO we might want recalculate
1687 * rx_chain in rxon cmd */
1688
1689 /* Mark so we run this algo only once! */
1690 data->state = IWL_CHAIN_NOISE_CALIBRATED;
1691 }
1692 data->chain_noise_a = 0;
1693 data->chain_noise_b = 0;
1694 data->chain_noise_c = 0;
1695 data->chain_signal_a = 0;
1696 data->chain_signal_b = 0;
1697 data->chain_signal_c = 0;
1698 data->beacon_count = 0;
1699 }
1700 return;
1701 }
1702
1703 static void iwl4965_sensitivity_calibration(struct iwl_priv *priv,
1704 struct iwl4965_notif_statistics *resp)
1705 {
1706 u32 rx_enable_time;
1707 u32 fa_cck;
1708 u32 fa_ofdm;
1709 u32 bad_plcp_cck;
1710 u32 bad_plcp_ofdm;
1711 u32 norm_fa_ofdm;
1712 u32 norm_fa_cck;
1713 struct iwl4965_sensitivity_data *data = NULL;
1714 struct statistics_rx_non_phy *rx_info = &(resp->rx.general);
1715 struct statistics_rx *statistics = &(resp->rx);
1716 unsigned long flags;
1717 struct statistics_general_data statis;
1718 int ret;
1719
1720 data = &(priv->sensitivity_data);
1721
1722 if (!iwl_is_associated(priv)) {
1723 IWL_DEBUG_CALIB("<< - not associated\n");
1724 return;
1725 }
1726
1727 spin_lock_irqsave(&priv->lock, flags);
1728 if (rx_info->interference_data_flag != INTERFERENCE_DATA_AVAILABLE) {
1729 IWL_DEBUG_CALIB("<< invalid data.\n");
1730 spin_unlock_irqrestore(&priv->lock, flags);
1731 return;
1732 }
1733
1734 /* Extract Statistics: */
1735 rx_enable_time = le32_to_cpu(rx_info->channel_load);
1736 fa_cck = le32_to_cpu(statistics->cck.false_alarm_cnt);
1737 fa_ofdm = le32_to_cpu(statistics->ofdm.false_alarm_cnt);
1738 bad_plcp_cck = le32_to_cpu(statistics->cck.plcp_err);
1739 bad_plcp_ofdm = le32_to_cpu(statistics->ofdm.plcp_err);
1740
1741 statis.beacon_silence_rssi_a =
1742 le32_to_cpu(statistics->general.beacon_silence_rssi_a);
1743 statis.beacon_silence_rssi_b =
1744 le32_to_cpu(statistics->general.beacon_silence_rssi_b);
1745 statis.beacon_silence_rssi_c =
1746 le32_to_cpu(statistics->general.beacon_silence_rssi_c);
1747 statis.beacon_energy_a =
1748 le32_to_cpu(statistics->general.beacon_energy_a);
1749 statis.beacon_energy_b =
1750 le32_to_cpu(statistics->general.beacon_energy_b);
1751 statis.beacon_energy_c =
1752 le32_to_cpu(statistics->general.beacon_energy_c);
1753
1754 spin_unlock_irqrestore(&priv->lock, flags);
1755
1756 IWL_DEBUG_CALIB("rx_enable_time = %u usecs\n", rx_enable_time);
1757
1758 if (!rx_enable_time) {
1759 IWL_DEBUG_CALIB("<< RX Enable Time == 0! \n");
1760 return;
1761 }
1762
1763 /* These statistics increase monotonically, and do not reset
1764 * at each beacon. Calculate difference from last value, or just
1765 * use the new statistics value if it has reset or wrapped around. */
1766 if (data->last_bad_plcp_cnt_cck > bad_plcp_cck)
1767 data->last_bad_plcp_cnt_cck = bad_plcp_cck;
1768 else {
1769 bad_plcp_cck -= data->last_bad_plcp_cnt_cck;
1770 data->last_bad_plcp_cnt_cck += bad_plcp_cck;
1771 }
1772
1773 if (data->last_bad_plcp_cnt_ofdm > bad_plcp_ofdm)
1774 data->last_bad_plcp_cnt_ofdm = bad_plcp_ofdm;
1775 else {
1776 bad_plcp_ofdm -= data->last_bad_plcp_cnt_ofdm;
1777 data->last_bad_plcp_cnt_ofdm += bad_plcp_ofdm;
1778 }
1779
1780 if (data->last_fa_cnt_ofdm > fa_ofdm)
1781 data->last_fa_cnt_ofdm = fa_ofdm;
1782 else {
1783 fa_ofdm -= data->last_fa_cnt_ofdm;
1784 data->last_fa_cnt_ofdm += fa_ofdm;
1785 }
1786
1787 if (data->last_fa_cnt_cck > fa_cck)
1788 data->last_fa_cnt_cck = fa_cck;
1789 else {
1790 fa_cck -= data->last_fa_cnt_cck;
1791 data->last_fa_cnt_cck += fa_cck;
1792 }
1793
1794 /* Total aborted signal locks */
1795 norm_fa_ofdm = fa_ofdm + bad_plcp_ofdm;
1796 norm_fa_cck = fa_cck + bad_plcp_cck;
1797
1798 IWL_DEBUG_CALIB("cck: fa %u badp %u ofdm: fa %u badp %u\n", fa_cck,
1799 bad_plcp_cck, fa_ofdm, bad_plcp_ofdm);
1800
1801 iwl4965_sens_auto_corr_ofdm(priv, norm_fa_ofdm, rx_enable_time);
1802 iwl4965_sens_energy_cck(priv, norm_fa_cck, rx_enable_time, &statis);
1803 ret = iwl4965_sensitivity_write(priv, CMD_ASYNC);
1804
1805 return;
1806 }
1807
1808 static void iwl4965_bg_sensitivity_work(struct work_struct *work)
1809 {
1810 struct iwl_priv *priv = container_of(work, struct iwl_priv,
1811 sensitivity_work);
1812
1813 mutex_lock(&priv->mutex);
1814
1815 if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
1816 test_bit(STATUS_SCANNING, &priv->status)) {
1817 mutex_unlock(&priv->mutex);
1818 return;
1819 }
1820
1821 if (priv->start_calib) {
1822 iwl4965_noise_calibration(priv, &priv->statistics);
1823
1824 if (priv->sensitivity_data.state ==
1825 IWL_SENS_CALIB_NEED_REINIT) {
1826 iwl4965_init_sensitivity(priv, CMD_ASYNC, 0);
1827 priv->sensitivity_data.state = IWL_SENS_CALIB_ALLOWED;
1828 } else
1829 iwl4965_sensitivity_calibration(priv,
1830 &priv->statistics);
1831 }
1832
1833 mutex_unlock(&priv->mutex);
1834 return;
1835 }
1836 #endif /*CONFIG_IWL4965_SENSITIVITY*/
1837
1838 static void iwl4965_bg_txpower_work(struct work_struct *work)
1839 {
1840 struct iwl_priv *priv = container_of(work, struct iwl_priv,
1841 txpower_work);
1842
1843 /* If a scan happened to start before we got here
1844 * then just return; the statistics notification will
1845 * kick off another scheduled work to compensate for
1846 * any temperature delta we missed here. */
1847 if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
1848 test_bit(STATUS_SCANNING, &priv->status))
1849 return;
1850
1851 mutex_lock(&priv->mutex);
1852
1853 /* Regardless of if we are assocaited, we must reconfigure the
1854 * TX power since frames can be sent on non-radar channels while
1855 * not associated */
1856 iwl4965_hw_reg_send_txpower(priv);
1857
1858 /* Update last_temperature to keep is_calib_needed from running
1859 * when it isn't needed... */
1860 priv->last_temperature = priv->temperature;
1861
1862 mutex_unlock(&priv->mutex);
1863 }
1864
1865 /*
1866 * Acquire priv->lock before calling this function !
1867 */
1868 static void iwl4965_set_wr_ptrs(struct iwl_priv *priv, int txq_id, u32 index)
1869 {
1870 iwl_write_direct32(priv, HBUS_TARG_WRPTR,
1871 (index & 0xff) | (txq_id << 8));
1872 iwl_write_prph(priv, IWL49_SCD_QUEUE_RDPTR(txq_id), index);
1873 }
1874
1875 /**
1876 * iwl4965_tx_queue_set_status - (optionally) start Tx/Cmd queue
1877 * @tx_fifo_id: Tx DMA/FIFO channel (range 0-7) that the queue will feed
1878 * @scd_retry: (1) Indicates queue will be used in aggregation mode
1879 *
1880 * NOTE: Acquire priv->lock before calling this function !
1881 */
1882 static void iwl4965_tx_queue_set_status(struct iwl_priv *priv,
1883 struct iwl4965_tx_queue *txq,
1884 int tx_fifo_id, int scd_retry)
1885 {
1886 int txq_id = txq->q.id;
1887
1888 /* Find out whether to activate Tx queue */
1889 int active = test_bit(txq_id, &priv->txq_ctx_active_msk)?1:0;
1890
1891 /* Set up and activate */
1892 iwl_write_prph(priv, IWL49_SCD_QUEUE_STATUS_BITS(txq_id),
1893 (active << SCD_QUEUE_STTS_REG_POS_ACTIVE) |
1894 (tx_fifo_id << SCD_QUEUE_STTS_REG_POS_TXF) |
1895 (scd_retry << SCD_QUEUE_STTS_REG_POS_WSL) |
1896 (scd_retry << SCD_QUEUE_STTS_REG_POS_SCD_ACK) |
1897 SCD_QUEUE_STTS_REG_MSK);
1898
1899 txq->sched_retry = scd_retry;
1900
1901 IWL_DEBUG_INFO("%s %s Queue %d on AC %d\n",
1902 active ? "Activate" : "Deactivate",
1903 scd_retry ? "BA" : "AC", txq_id, tx_fifo_id);
1904 }
1905
1906 static const u16 default_queue_to_tx_fifo[] = {
1907 IWL_TX_FIFO_AC3,
1908 IWL_TX_FIFO_AC2,
1909 IWL_TX_FIFO_AC1,
1910 IWL_TX_FIFO_AC0,
1911 IWL_CMD_FIFO_NUM,
1912 IWL_TX_FIFO_HCCA_1,
1913 IWL_TX_FIFO_HCCA_2
1914 };
1915
1916 static inline void iwl4965_txq_ctx_activate(struct iwl_priv *priv, int txq_id)
1917 {
1918 set_bit(txq_id, &priv->txq_ctx_active_msk);
1919 }
1920
1921 static inline void iwl4965_txq_ctx_deactivate(struct iwl_priv *priv, int txq_id)
1922 {
1923 clear_bit(txq_id, &priv->txq_ctx_active_msk);
1924 }
1925
1926 int iwl4965_alive_notify(struct iwl_priv *priv)
1927 {
1928 u32 a;
1929 int i = 0;
1930 unsigned long flags;
1931 int ret;
1932
1933 spin_lock_irqsave(&priv->lock, flags);
1934
1935 #ifdef CONFIG_IWL4965_SENSITIVITY
1936 memset(&(priv->sensitivity_data), 0,
1937 sizeof(struct iwl4965_sensitivity_data));
1938 memset(&(priv->chain_noise_data), 0,
1939 sizeof(struct iwl4965_chain_noise_data));
1940 for (i = 0; i < NUM_RX_CHAINS; i++)
1941 priv->chain_noise_data.delta_gain_code[i] =
1942 CHAIN_NOISE_DELTA_GAIN_INIT_VAL;
1943 #endif /* CONFIG_IWL4965_SENSITIVITY*/
1944 ret = iwl_grab_nic_access(priv);
1945 if (ret) {
1946 spin_unlock_irqrestore(&priv->lock, flags);
1947 return ret;
1948 }
1949
1950 /* Clear 4965's internal Tx Scheduler data base */
1951 priv->scd_base_addr = iwl_read_prph(priv, IWL49_SCD_SRAM_BASE_ADDR);
1952 a = priv->scd_base_addr + SCD_CONTEXT_DATA_OFFSET;
1953 for (; a < priv->scd_base_addr + SCD_TX_STTS_BITMAP_OFFSET; a += 4)
1954 iwl_write_targ_mem(priv, a, 0);
1955 for (; a < priv->scd_base_addr + SCD_TRANSLATE_TBL_OFFSET; a += 4)
1956 iwl_write_targ_mem(priv, a, 0);
1957 for (; a < sizeof(u16) * priv->hw_params.max_txq_num; a += 4)
1958 iwl_write_targ_mem(priv, a, 0);
1959
1960 /* Tel 4965 where to find Tx byte count tables */
1961 iwl_write_prph(priv, IWL49_SCD_DRAM_BASE_ADDR,
1962 (priv->shared_phys +
1963 offsetof(struct iwl4965_shared, queues_byte_cnt_tbls)) >> 10);
1964
1965 /* Disable chain mode for all queues */
1966 iwl_write_prph(priv, IWL49_SCD_QUEUECHAIN_SEL, 0);
1967
1968 /* Initialize each Tx queue (including the command queue) */
1969 for (i = 0; i < priv->hw_params.max_txq_num; i++) {
1970
1971 /* TFD circular buffer read/write indexes */
1972 iwl_write_prph(priv, IWL49_SCD_QUEUE_RDPTR(i), 0);
1973 iwl_write_direct32(priv, HBUS_TARG_WRPTR, 0 | (i << 8));
1974
1975 /* Max Tx Window size for Scheduler-ACK mode */
1976 iwl_write_targ_mem(priv, priv->scd_base_addr +
1977 SCD_CONTEXT_QUEUE_OFFSET(i),
1978 (SCD_WIN_SIZE <<
1979 SCD_QUEUE_CTX_REG1_WIN_SIZE_POS) &
1980 SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK);
1981
1982 /* Frame limit */
1983 iwl_write_targ_mem(priv, priv->scd_base_addr +
1984 SCD_CONTEXT_QUEUE_OFFSET(i) +
1985 sizeof(u32),
1986 (SCD_FRAME_LIMIT <<
1987 SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) &
1988 SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK);
1989
1990 }
1991 iwl_write_prph(priv, IWL49_SCD_INTERRUPT_MASK,
1992 (1 << priv->hw_params.max_txq_num) - 1);
1993
1994 /* Activate all Tx DMA/FIFO channels */
1995 iwl_write_prph(priv, IWL49_SCD_TXFACT,
1996 SCD_TXFACT_REG_TXFIFO_MASK(0, 7));
1997
1998 iwl4965_set_wr_ptrs(priv, IWL_CMD_QUEUE_NUM, 0);
1999
2000 /* Map each Tx/cmd queue to its corresponding fifo */
2001 for (i = 0; i < ARRAY_SIZE(default_queue_to_tx_fifo); i++) {
2002 int ac = default_queue_to_tx_fifo[i];
2003 iwl4965_txq_ctx_activate(priv, i);
2004 iwl4965_tx_queue_set_status(priv, &priv->txq[i], ac, 0);
2005 }
2006
2007 iwl_release_nic_access(priv);
2008 spin_unlock_irqrestore(&priv->lock, flags);
2009
2010 /* Ask for statistics now, the uCode will send statistics notification
2011 * periodically after association */
2012 iwl_send_statistics_request(priv, CMD_ASYNC);
2013 return ret;
2014 }
2015
2016 /**
2017 * iwl4965_hw_set_hw_params
2018 *
2019 * Called when initializing driver
2020 */
2021 int iwl4965_hw_set_hw_params(struct iwl_priv *priv)
2022 {
2023
2024 if ((priv->cfg->mod_params->num_of_queues > IWL_MAX_NUM_QUEUES) ||
2025 (priv->cfg->mod_params->num_of_queues < IWL_MIN_NUM_QUEUES)) {
2026 IWL_ERROR("invalid queues_num, should be between %d and %d\n",
2027 IWL_MIN_NUM_QUEUES, IWL_MAX_NUM_QUEUES);
2028 return -EINVAL;
2029 }
2030
2031 priv->hw_params.max_txq_num = priv->cfg->mod_params->num_of_queues;
2032 priv->hw_params.tx_cmd_len = sizeof(struct iwl4965_tx_cmd);
2033 priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
2034 priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
2035 if (priv->cfg->mod_params->amsdu_size_8K)
2036 priv->hw_params.rx_buf_size = IWL_RX_BUF_SIZE_8K;
2037 else
2038 priv->hw_params.rx_buf_size = IWL_RX_BUF_SIZE_4K;
2039 priv->hw_params.max_pkt_size = priv->hw_params.rx_buf_size - 256;
2040 priv->hw_params.max_stations = IWL4965_STATION_COUNT;
2041 priv->hw_params.bcast_sta_id = IWL4965_BROADCAST_ID;
2042
2043 priv->hw_params.tx_chains_num = 2;
2044 priv->hw_params.rx_chains_num = 2;
2045 priv->hw_params.valid_tx_ant = (IWL_ANTENNA_MAIN | IWL_ANTENNA_AUX);
2046 priv->hw_params.valid_rx_ant = (IWL_ANTENNA_MAIN | IWL_ANTENNA_AUX);
2047
2048 return 0;
2049 }
2050
2051 /**
2052 * iwl4965_hw_txq_ctx_free - Free TXQ Context
2053 *
2054 * Destroy all TX DMA queues and structures
2055 */
2056 void iwl4965_hw_txq_ctx_free(struct iwl_priv *priv)
2057 {
2058 int txq_id;
2059
2060 /* Tx queues */
2061 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++)
2062 iwl4965_tx_queue_free(priv, &priv->txq[txq_id]);
2063
2064 /* Keep-warm buffer */
2065 iwl4965_kw_free(priv);
2066 }
2067
2068 /**
2069 * iwl4965_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
2070 *
2071 * Does NOT advance any TFD circular buffer read/write indexes
2072 * Does NOT free the TFD itself (which is within circular buffer)
2073 */
2074 int iwl4965_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl4965_tx_queue *txq)
2075 {
2076 struct iwl4965_tfd_frame *bd_tmp = (struct iwl4965_tfd_frame *)&txq->bd[0];
2077 struct iwl4965_tfd_frame *bd = &bd_tmp[txq->q.read_ptr];
2078 struct pci_dev *dev = priv->pci_dev;
2079 int i;
2080 int counter = 0;
2081 int index, is_odd;
2082
2083 /* Host command buffers stay mapped in memory, nothing to clean */
2084 if (txq->q.id == IWL_CMD_QUEUE_NUM)
2085 return 0;
2086
2087 /* Sanity check on number of chunks */
2088 counter = IWL_GET_BITS(*bd, num_tbs);
2089 if (counter > MAX_NUM_OF_TBS) {
2090 IWL_ERROR("Too many chunks: %i\n", counter);
2091 /* @todo issue fatal error, it is quite serious situation */
2092 return 0;
2093 }
2094
2095 /* Unmap chunks, if any.
2096 * TFD info for odd chunks is different format than for even chunks. */
2097 for (i = 0; i < counter; i++) {
2098 index = i / 2;
2099 is_odd = i & 0x1;
2100
2101 if (is_odd)
2102 pci_unmap_single(
2103 dev,
2104 IWL_GET_BITS(bd->pa[index], tb2_addr_lo16) |
2105 (IWL_GET_BITS(bd->pa[index],
2106 tb2_addr_hi20) << 16),
2107 IWL_GET_BITS(bd->pa[index], tb2_len),
2108 PCI_DMA_TODEVICE);
2109
2110 else if (i > 0)
2111 pci_unmap_single(dev,
2112 le32_to_cpu(bd->pa[index].tb1_addr),
2113 IWL_GET_BITS(bd->pa[index], tb1_len),
2114 PCI_DMA_TODEVICE);
2115
2116 /* Free SKB, if any, for this chunk */
2117 if (txq->txb[txq->q.read_ptr].skb[i]) {
2118 struct sk_buff *skb = txq->txb[txq->q.read_ptr].skb[i];
2119
2120 dev_kfree_skb(skb);
2121 txq->txb[txq->q.read_ptr].skb[i] = NULL;
2122 }
2123 }
2124 return 0;
2125 }
2126
2127 int iwl4965_hw_reg_set_txpower(struct iwl_priv *priv, s8 power)
2128 {
2129 IWL_ERROR("TODO: Implement iwl4965_hw_reg_set_txpower!\n");
2130 return -EINVAL;
2131 }
2132
2133 static s32 iwl4965_math_div_round(s32 num, s32 denom, s32 *res)
2134 {
2135 s32 sign = 1;
2136
2137 if (num < 0) {
2138 sign = -sign;
2139 num = -num;
2140 }
2141 if (denom < 0) {
2142 sign = -sign;
2143 denom = -denom;
2144 }
2145 *res = 1;
2146 *res = ((num * 2 + denom) / (denom * 2)) * sign;
2147
2148 return 1;
2149 }
2150
2151 /**
2152 * iwl4965_get_voltage_compensation - Power supply voltage comp for txpower
2153 *
2154 * Determines power supply voltage compensation for txpower calculations.
2155 * Returns number of 1/2-dB steps to subtract from gain table index,
2156 * to compensate for difference between power supply voltage during
2157 * factory measurements, vs. current power supply voltage.
2158 *
2159 * Voltage indication is higher for lower voltage.
2160 * Lower voltage requires more gain (lower gain table index).
2161 */
2162 static s32 iwl4965_get_voltage_compensation(s32 eeprom_voltage,
2163 s32 current_voltage)
2164 {
2165 s32 comp = 0;
2166
2167 if ((TX_POWER_IWL_ILLEGAL_VOLTAGE == eeprom_voltage) ||
2168 (TX_POWER_IWL_ILLEGAL_VOLTAGE == current_voltage))
2169 return 0;
2170
2171 iwl4965_math_div_round(current_voltage - eeprom_voltage,
2172 TX_POWER_IWL_VOLTAGE_CODES_PER_03V, &comp);
2173
2174 if (current_voltage > eeprom_voltage)
2175 comp *= 2;
2176 if ((comp < -2) || (comp > 2))
2177 comp = 0;
2178
2179 return comp;
2180 }
2181
2182 static const struct iwl_channel_info *
2183 iwl4965_get_channel_txpower_info(struct iwl_priv *priv,
2184 enum ieee80211_band band, u16 channel)
2185 {
2186 const struct iwl_channel_info *ch_info;
2187
2188 ch_info = iwl_get_channel_info(priv, band, channel);
2189
2190 if (!is_channel_valid(ch_info))
2191 return NULL;
2192
2193 return ch_info;
2194 }
2195
2196 static s32 iwl4965_get_tx_atten_grp(u16 channel)
2197 {
2198 if (channel >= CALIB_IWL_TX_ATTEN_GR5_FCH &&
2199 channel <= CALIB_IWL_TX_ATTEN_GR5_LCH)
2200 return CALIB_CH_GROUP_5;
2201
2202 if (channel >= CALIB_IWL_TX_ATTEN_GR1_FCH &&
2203 channel <= CALIB_IWL_TX_ATTEN_GR1_LCH)
2204 return CALIB_CH_GROUP_1;
2205
2206 if (channel >= CALIB_IWL_TX_ATTEN_GR2_FCH &&
2207 channel <= CALIB_IWL_TX_ATTEN_GR2_LCH)
2208 return CALIB_CH_GROUP_2;
2209
2210 if (channel >= CALIB_IWL_TX_ATTEN_GR3_FCH &&
2211 channel <= CALIB_IWL_TX_ATTEN_GR3_LCH)
2212 return CALIB_CH_GROUP_3;
2213
2214 if (channel >= CALIB_IWL_TX_ATTEN_GR4_FCH &&
2215 channel <= CALIB_IWL_TX_ATTEN_GR4_LCH)
2216 return CALIB_CH_GROUP_4;
2217
2218 IWL_ERROR("Can't find txatten group for channel %d.\n", channel);
2219 return -1;
2220 }
2221
2222 static u32 iwl4965_get_sub_band(const struct iwl_priv *priv, u32 channel)
2223 {
2224 s32 b = -1;
2225
2226 for (b = 0; b < EEPROM_TX_POWER_BANDS; b++) {
2227 if (priv->eeprom.calib_info.band_info[b].ch_from == 0)
2228 continue;
2229
2230 if ((channel >= priv->eeprom.calib_info.band_info[b].ch_from)
2231 && (channel <= priv->eeprom.calib_info.band_info[b].ch_to))
2232 break;
2233 }
2234
2235 return b;
2236 }
2237
2238 static s32 iwl4965_interpolate_value(s32 x, s32 x1, s32 y1, s32 x2, s32 y2)
2239 {
2240 s32 val;
2241
2242 if (x2 == x1)
2243 return y1;
2244 else {
2245 iwl4965_math_div_round((x2 - x) * (y1 - y2), (x2 - x1), &val);
2246 return val + y2;
2247 }
2248 }
2249
2250 /**
2251 * iwl4965_interpolate_chan - Interpolate factory measurements for one channel
2252 *
2253 * Interpolates factory measurements from the two sample channels within a
2254 * sub-band, to apply to channel of interest. Interpolation is proportional to
2255 * differences in channel frequencies, which is proportional to differences
2256 * in channel number.
2257 */
2258 static int iwl4965_interpolate_chan(struct iwl_priv *priv, u32 channel,
2259 struct iwl4965_eeprom_calib_ch_info *chan_info)
2260 {
2261 s32 s = -1;
2262 u32 c;
2263 u32 m;
2264 const struct iwl4965_eeprom_calib_measure *m1;
2265 const struct iwl4965_eeprom_calib_measure *m2;
2266 struct iwl4965_eeprom_calib_measure *omeas;
2267 u32 ch_i1;
2268 u32 ch_i2;
2269
2270 s = iwl4965_get_sub_band(priv, channel);
2271 if (s >= EEPROM_TX_POWER_BANDS) {
2272 IWL_ERROR("Tx Power can not find channel %d ", channel);
2273 return -1;
2274 }
2275
2276 ch_i1 = priv->eeprom.calib_info.band_info[s].ch1.ch_num;
2277 ch_i2 = priv->eeprom.calib_info.band_info[s].ch2.ch_num;
2278 chan_info->ch_num = (u8) channel;
2279
2280 IWL_DEBUG_TXPOWER("channel %d subband %d factory cal ch %d & %d\n",
2281 channel, s, ch_i1, ch_i2);
2282
2283 for (c = 0; c < EEPROM_TX_POWER_TX_CHAINS; c++) {
2284 for (m = 0; m < EEPROM_TX_POWER_MEASUREMENTS; m++) {
2285 m1 = &(priv->eeprom.calib_info.band_info[s].ch1.
2286 measurements[c][m]);
2287 m2 = &(priv->eeprom.calib_info.band_info[s].ch2.
2288 measurements[c][m]);
2289 omeas = &(chan_info->measurements[c][m]);
2290
2291 omeas->actual_pow =
2292 (u8) iwl4965_interpolate_value(channel, ch_i1,
2293 m1->actual_pow,
2294 ch_i2,
2295 m2->actual_pow);
2296 omeas->gain_idx =
2297 (u8) iwl4965_interpolate_value(channel, ch_i1,
2298 m1->gain_idx, ch_i2,
2299 m2->gain_idx);
2300 omeas->temperature =
2301 (u8) iwl4965_interpolate_value(channel, ch_i1,
2302 m1->temperature,
2303 ch_i2,
2304 m2->temperature);
2305 omeas->pa_det =
2306 (s8) iwl4965_interpolate_value(channel, ch_i1,
2307 m1->pa_det, ch_i2,
2308 m2->pa_det);
2309
2310 IWL_DEBUG_TXPOWER
2311 ("chain %d meas %d AP1=%d AP2=%d AP=%d\n", c, m,
2312 m1->actual_pow, m2->actual_pow, omeas->actual_pow);
2313 IWL_DEBUG_TXPOWER
2314 ("chain %d meas %d NI1=%d NI2=%d NI=%d\n", c, m,
2315 m1->gain_idx, m2->gain_idx, omeas->gain_idx);
2316 IWL_DEBUG_TXPOWER
2317 ("chain %d meas %d PA1=%d PA2=%d PA=%d\n", c, m,
2318 m1->pa_det, m2->pa_det, omeas->pa_det);
2319 IWL_DEBUG_TXPOWER
2320 ("chain %d meas %d T1=%d T2=%d T=%d\n", c, m,
2321 m1->temperature, m2->temperature,
2322 omeas->temperature);
2323 }
2324 }
2325
2326 return 0;
2327 }
2328
2329 /* bit-rate-dependent table to prevent Tx distortion, in half-dB units,
2330 * for OFDM 6, 12, 18, 24, 36, 48, 54, 60 MBit, and CCK all rates. */
2331 static s32 back_off_table[] = {
2332 10, 10, 10, 10, 10, 15, 17, 20, /* OFDM SISO 20 MHz */
2333 10, 10, 10, 10, 10, 15, 17, 20, /* OFDM MIMO 20 MHz */
2334 10, 10, 10, 10, 10, 15, 17, 20, /* OFDM SISO 40 MHz */
2335 10, 10, 10, 10, 10, 15, 17, 20, /* OFDM MIMO 40 MHz */
2336 10 /* CCK */
2337 };
2338
2339 /* Thermal compensation values for txpower for various frequency ranges ...
2340 * ratios from 3:1 to 4.5:1 of degrees (Celsius) per half-dB gain adjust */
2341 static struct iwl4965_txpower_comp_entry {
2342 s32 degrees_per_05db_a;
2343 s32 degrees_per_05db_a_denom;
2344 } tx_power_cmp_tble[CALIB_CH_GROUP_MAX] = {
2345 {9, 2}, /* group 0 5.2, ch 34-43 */
2346 {4, 1}, /* group 1 5.2, ch 44-70 */
2347 {4, 1}, /* group 2 5.2, ch 71-124 */
2348 {4, 1}, /* group 3 5.2, ch 125-200 */
2349 {3, 1} /* group 4 2.4, ch all */
2350 };
2351
2352 static s32 get_min_power_index(s32 rate_power_index, u32 band)
2353 {
2354 if (!band) {
2355 if ((rate_power_index & 7) <= 4)
2356 return MIN_TX_GAIN_INDEX_52GHZ_EXT;
2357 }
2358 return MIN_TX_GAIN_INDEX;
2359 }
2360
2361 struct gain_entry {
2362 u8 dsp;
2363 u8 radio;
2364 };
2365
2366 static const struct gain_entry gain_table[2][108] = {
2367 /* 5.2GHz power gain index table */
2368 {
2369 {123, 0x3F}, /* highest txpower */
2370 {117, 0x3F},
2371 {110, 0x3F},
2372 {104, 0x3F},
2373 {98, 0x3F},
2374 {110, 0x3E},
2375 {104, 0x3E},
2376 {98, 0x3E},
2377 {110, 0x3D},
2378 {104, 0x3D},
2379 {98, 0x3D},
2380 {110, 0x3C},
2381 {104, 0x3C},
2382 {98, 0x3C},
2383 {110, 0x3B},
2384 {104, 0x3B},
2385 {98, 0x3B},
2386 {110, 0x3A},
2387 {104, 0x3A},
2388 {98, 0x3A},
2389 {110, 0x39},
2390 {104, 0x39},
2391 {98, 0x39},
2392 {110, 0x38},
2393 {104, 0x38},
2394 {98, 0x38},
2395 {110, 0x37},
2396 {104, 0x37},
2397 {98, 0x37},
2398 {110, 0x36},
2399 {104, 0x36},
2400 {98, 0x36},
2401 {110, 0x35},
2402 {104, 0x35},
2403 {98, 0x35},
2404 {110, 0x34},
2405 {104, 0x34},
2406 {98, 0x34},
2407 {110, 0x33},
2408 {104, 0x33},
2409 {98, 0x33},
2410 {110, 0x32},
2411 {104, 0x32},
2412 {98, 0x32},
2413 {110, 0x31},
2414 {104, 0x31},
2415 {98, 0x31},
2416 {110, 0x30},
2417 {104, 0x30},
2418 {98, 0x30},
2419 {110, 0x25},
2420 {104, 0x25},
2421 {98, 0x25},
2422 {110, 0x24},
2423 {104, 0x24},
2424 {98, 0x24},
2425 {110, 0x23},
2426 {104, 0x23},
2427 {98, 0x23},
2428 {110, 0x22},
2429 {104, 0x18},
2430 {98, 0x18},
2431 {110, 0x17},
2432 {104, 0x17},
2433 {98, 0x17},
2434 {110, 0x16},
2435 {104, 0x16},
2436 {98, 0x16},
2437 {110, 0x15},
2438 {104, 0x15},
2439 {98, 0x15},
2440 {110, 0x14},
2441 {104, 0x14},
2442 {98, 0x14},
2443 {110, 0x13},
2444 {104, 0x13},
2445 {98, 0x13},
2446 {110, 0x12},
2447 {104, 0x08},
2448 {98, 0x08},
2449 {110, 0x07},
2450 {104, 0x07},
2451 {98, 0x07},
2452 {110, 0x06},
2453 {104, 0x06},
2454 {98, 0x06},
2455 {110, 0x05},
2456 {104, 0x05},
2457 {98, 0x05},
2458 {110, 0x04},
2459 {104, 0x04},
2460 {98, 0x04},
2461 {110, 0x03},
2462 {104, 0x03},
2463 {98, 0x03},
2464 {110, 0x02},
2465 {104, 0x02},
2466 {98, 0x02},
2467 {110, 0x01},
2468 {104, 0x01},
2469 {98, 0x01},
2470 {110, 0x00},
2471 {104, 0x00},
2472 {98, 0x00},
2473 {93, 0x00},
2474 {88, 0x00},
2475 {83, 0x00},
2476 {78, 0x00},
2477 },
2478 /* 2.4GHz power gain index table */
2479 {
2480 {110, 0x3f}, /* highest txpower */
2481 {104, 0x3f},
2482 {98, 0x3f},
2483 {110, 0x3e},
2484 {104, 0x3e},
2485 {98, 0x3e},
2486 {110, 0x3d},
2487 {104, 0x3d},
2488 {98, 0x3d},
2489 {110, 0x3c},
2490 {104, 0x3c},
2491 {98, 0x3c},
2492 {110, 0x3b},
2493 {104, 0x3b},
2494 {98, 0x3b},
2495 {110, 0x3a},
2496 {104, 0x3a},
2497 {98, 0x3a},
2498 {110, 0x39},
2499 {104, 0x39},
2500 {98, 0x39},
2501 {110, 0x38},
2502 {104, 0x38},
2503 {98, 0x38},
2504 {110, 0x37},
2505 {104, 0x37},
2506 {98, 0x37},
2507 {110, 0x36},
2508 {104, 0x36},
2509 {98, 0x36},
2510 {110, 0x35},
2511 {104, 0x35},
2512 {98, 0x35},
2513 {110, 0x34},
2514 {104, 0x34},
2515 {98, 0x34},
2516 {110, 0x33},
2517 {104, 0x33},
2518 {98, 0x33},
2519 {110, 0x32},
2520 {104, 0x32},
2521 {98, 0x32},
2522 {110, 0x31},
2523 {104, 0x31},
2524 {98, 0x31},
2525 {110, 0x30},
2526 {104, 0x30},
2527 {98, 0x30},
2528 {110, 0x6},
2529 {104, 0x6},
2530 {98, 0x6},
2531 {110, 0x5},
2532 {104, 0x5},
2533 {98, 0x5},
2534 {110, 0x4},
2535 {104, 0x4},
2536 {98, 0x4},
2537 {110, 0x3},
2538 {104, 0x3},
2539 {98, 0x3},
2540 {110, 0x2},
2541 {104, 0x2},
2542 {98, 0x2},
2543 {110, 0x1},
2544 {104, 0x1},
2545 {98, 0x1},
2546 {110, 0x0},
2547 {104, 0x0},
2548 {98, 0x0},
2549 {97, 0},
2550 {96, 0},
2551 {95, 0},
2552 {94, 0},
2553 {93, 0},
2554 {92, 0},
2555 {91, 0},
2556 {90, 0},
2557 {89, 0},
2558 {88, 0},
2559 {87, 0},
2560 {86, 0},
2561 {85, 0},
2562 {84, 0},
2563 {83, 0},
2564 {82, 0},
2565 {81, 0},
2566 {80, 0},
2567 {79, 0},
2568 {78, 0},
2569 {77, 0},
2570 {76, 0},
2571 {75, 0},
2572 {74, 0},
2573 {73, 0},
2574 {72, 0},
2575 {71, 0},
2576 {70, 0},
2577 {69, 0},
2578 {68, 0},
2579 {67, 0},
2580 {66, 0},
2581 {65, 0},
2582 {64, 0},
2583 {63, 0},
2584 {62, 0},
2585 {61, 0},
2586 {60, 0},
2587 {59, 0},
2588 }
2589 };
2590
2591 static int iwl4965_fill_txpower_tbl(struct iwl_priv *priv, u8 band, u16 channel,
2592 u8 is_fat, u8 ctrl_chan_high,
2593 struct iwl4965_tx_power_db *tx_power_tbl)
2594 {
2595 u8 saturation_power;
2596 s32 target_power;
2597 s32 user_target_power;
2598 s32 power_limit;
2599 s32 current_temp;
2600 s32 reg_limit;
2601 s32 current_regulatory;
2602 s32 txatten_grp = CALIB_CH_GROUP_MAX;
2603 int i;
2604 int c;
2605 const struct iwl_channel_info *ch_info = NULL;
2606 struct iwl4965_eeprom_calib_ch_info ch_eeprom_info;
2607 const struct iwl4965_eeprom_calib_measure *measurement;
2608 s16 voltage;
2609 s32 init_voltage;
2610 s32 voltage_compensation;
2611 s32 degrees_per_05db_num;
2612 s32 degrees_per_05db_denom;
2613 s32 factory_temp;
2614 s32 temperature_comp[2];
2615 s32 factory_gain_index[2];
2616 s32 factory_actual_pwr[2];
2617 s32 power_index;
2618
2619 /* Sanity check requested level (dBm) */
2620 if (priv->user_txpower_limit < IWL_TX_POWER_TARGET_POWER_MIN) {
2621 IWL_WARNING("Requested user TXPOWER %d below limit.\n",
2622 priv->user_txpower_limit);
2623 return -EINVAL;
2624 }
2625 if (priv->user_txpower_limit > IWL_TX_POWER_TARGET_POWER_MAX) {
2626 IWL_WARNING("Requested user TXPOWER %d above limit.\n",
2627 priv->user_txpower_limit);
2628 return -EINVAL;
2629 }
2630
2631 /* user_txpower_limit is in dBm, convert to half-dBm (half-dB units
2632 * are used for indexing into txpower table) */
2633 user_target_power = 2 * priv->user_txpower_limit;
2634
2635 /* Get current (RXON) channel, band, width */
2636 ch_info =
2637 iwl4965_get_channel_txpower_info(priv, priv->band, channel);
2638
2639 IWL_DEBUG_TXPOWER("chan %d band %d is_fat %d\n", channel, band,
2640 is_fat);
2641
2642 if (!ch_info)
2643 return -EINVAL;
2644
2645 /* get txatten group, used to select 1) thermal txpower adjustment
2646 * and 2) mimo txpower balance between Tx chains. */
2647 txatten_grp = iwl4965_get_tx_atten_grp(channel);
2648 if (txatten_grp < 0)
2649 return -EINVAL;
2650
2651 IWL_DEBUG_TXPOWER("channel %d belongs to txatten group %d\n",
2652 channel, txatten_grp);
2653
2654 if (is_fat) {
2655 if (ctrl_chan_high)
2656 channel -= 2;
2657 else
2658 channel += 2;
2659 }
2660
2661 /* hardware txpower limits ...
2662 * saturation (clipping distortion) txpowers are in half-dBm */
2663 if (band)
2664 saturation_power = priv->eeprom.calib_info.saturation_power24;
2665 else
2666 saturation_power = priv->eeprom.calib_info.saturation_power52;
2667
2668 if (saturation_power < IWL_TX_POWER_SATURATION_MIN ||
2669 saturation_power > IWL_TX_POWER_SATURATION_MAX) {
2670 if (band)
2671 saturation_power = IWL_TX_POWER_DEFAULT_SATURATION_24;
2672 else
2673 saturation_power = IWL_TX_POWER_DEFAULT_SATURATION_52;
2674 }
2675
2676 /* regulatory txpower limits ... reg_limit values are in half-dBm,
2677 * max_power_avg values are in dBm, convert * 2 */
2678 if (is_fat)
2679 reg_limit = ch_info->fat_max_power_avg * 2;
2680 else
2681 reg_limit = ch_info->max_power_avg * 2;
2682
2683 if ((reg_limit < IWL_TX_POWER_REGULATORY_MIN) ||
2684 (reg_limit > IWL_TX_POWER_REGULATORY_MAX)) {
2685 if (band)
2686 reg_limit = IWL_TX_POWER_DEFAULT_REGULATORY_24;
2687 else
2688 reg_limit = IWL_TX_POWER_DEFAULT_REGULATORY_52;
2689 }
2690
2691 /* Interpolate txpower calibration values for this channel,
2692 * based on factory calibration tests on spaced channels. */
2693 iwl4965_interpolate_chan(priv, channel, &ch_eeprom_info);
2694
2695 /* calculate tx gain adjustment based on power supply voltage */
2696 voltage = priv->eeprom.calib_info.voltage;
2697 init_voltage = (s32)le32_to_cpu(priv->card_alive_init.voltage);
2698 voltage_compensation =
2699 iwl4965_get_voltage_compensation(voltage, init_voltage);
2700
2701 IWL_DEBUG_TXPOWER("curr volt %d eeprom volt %d volt comp %d\n",
2702 init_voltage,
2703 voltage, voltage_compensation);
2704
2705 /* get current temperature (Celsius) */
2706 current_temp = max(priv->temperature, IWL_TX_POWER_TEMPERATURE_MIN);
2707 current_temp = min(priv->temperature, IWL_TX_POWER_TEMPERATURE_MAX);
2708 current_temp = KELVIN_TO_CELSIUS(current_temp);
2709
2710 /* select thermal txpower adjustment params, based on channel group
2711 * (same frequency group used for mimo txatten adjustment) */
2712 degrees_per_05db_num =
2713 tx_power_cmp_tble[txatten_grp].degrees_per_05db_a;
2714 degrees_per_05db_denom =
2715 tx_power_cmp_tble[txatten_grp].degrees_per_05db_a_denom;
2716
2717 /* get per-chain txpower values from factory measurements */
2718 for (c = 0; c < 2; c++) {
2719 measurement = &ch_eeprom_info.measurements[c][1];
2720
2721 /* txgain adjustment (in half-dB steps) based on difference
2722 * between factory and current temperature */
2723 factory_temp = measurement->temperature;
2724 iwl4965_math_div_round((current_temp - factory_temp) *
2725 degrees_per_05db_denom,
2726 degrees_per_05db_num,
2727 &temperature_comp[c]);
2728
2729 factory_gain_index[c] = measurement->gain_idx;
2730 factory_actual_pwr[c] = measurement->actual_pow;
2731
2732 IWL_DEBUG_TXPOWER("chain = %d\n", c);
2733 IWL_DEBUG_TXPOWER("fctry tmp %d, "
2734 "curr tmp %d, comp %d steps\n",
2735 factory_temp, current_temp,
2736 temperature_comp[c]);
2737
2738 IWL_DEBUG_TXPOWER("fctry idx %d, fctry pwr %d\n",
2739 factory_gain_index[c],
2740 factory_actual_pwr[c]);
2741 }
2742
2743 /* for each of 33 bit-rates (including 1 for CCK) */
2744 for (i = 0; i < POWER_TABLE_NUM_ENTRIES; i++) {
2745 u8 is_mimo_rate;
2746 union iwl4965_tx_power_dual_stream tx_power;
2747
2748 /* for mimo, reduce each chain's txpower by half
2749 * (3dB, 6 steps), so total output power is regulatory
2750 * compliant. */
2751 if (i & 0x8) {
2752 current_regulatory = reg_limit -
2753 IWL_TX_POWER_MIMO_REGULATORY_COMPENSATION;
2754 is_mimo_rate = 1;
2755 } else {
2756 current_regulatory = reg_limit;
2757 is_mimo_rate = 0;
2758 }
2759
2760 /* find txpower limit, either hardware or regulatory */
2761 power_limit = saturation_power - back_off_table[i];
2762 if (power_limit > current_regulatory)
2763 power_limit = current_regulatory;
2764
2765 /* reduce user's txpower request if necessary
2766 * for this rate on this channel */
2767 target_power = user_target_power;
2768 if (target_power > power_limit)
2769 target_power = power_limit;
2770
2771 IWL_DEBUG_TXPOWER("rate %d sat %d reg %d usr %d tgt %d\n",
2772 i, saturation_power - back_off_table[i],
2773 current_regulatory, user_target_power,
2774 target_power);
2775
2776 /* for each of 2 Tx chains (radio transmitters) */
2777 for (c = 0; c < 2; c++) {
2778 s32 atten_value;
2779
2780 if (is_mimo_rate)
2781 atten_value =
2782 (s32)le32_to_cpu(priv->card_alive_init.
2783 tx_atten[txatten_grp][c]);
2784 else
2785 atten_value = 0;
2786
2787 /* calculate index; higher index means lower txpower */
2788 power_index = (u8) (factory_gain_index[c] -
2789 (target_power -
2790 factory_actual_pwr[c]) -
2791 temperature_comp[c] -
2792 voltage_compensation +
2793 atten_value);
2794
2795 /* IWL_DEBUG_TXPOWER("calculated txpower index %d\n",
2796 power_index); */
2797
2798 if (power_index < get_min_power_index(i, band))
2799 power_index = get_min_power_index(i, band);
2800
2801 /* adjust 5 GHz index to support negative indexes */
2802 if (!band)
2803 power_index += 9;
2804
2805 /* CCK, rate 32, reduce txpower for CCK */
2806 if (i == POWER_TABLE_CCK_ENTRY)
2807 power_index +=
2808 IWL_TX_POWER_CCK_COMPENSATION_C_STEP;
2809
2810 /* stay within the table! */
2811 if (power_index > 107) {
2812 IWL_WARNING("txpower index %d > 107\n",
2813 power_index);
2814 power_index = 107;
2815 }
2816 if (power_index < 0) {
2817 IWL_WARNING("txpower index %d < 0\n",
2818 power_index);
2819 power_index = 0;
2820 }
2821
2822 /* fill txpower command for this rate/chain */
2823 tx_power.s.radio_tx_gain[c] =
2824 gain_table[band][power_index].radio;
2825 tx_power.s.dsp_predis_atten[c] =
2826 gain_table[band][power_index].dsp;
2827
2828 IWL_DEBUG_TXPOWER("chain %d mimo %d index %d "
2829 "gain 0x%02x dsp %d\n",
2830 c, atten_value, power_index,
2831 tx_power.s.radio_tx_gain[c],
2832 tx_power.s.dsp_predis_atten[c]);
2833 }/* for each chain */
2834
2835 tx_power_tbl->power_tbl[i].dw = cpu_to_le32(tx_power.dw);
2836
2837 }/* for each rate */
2838
2839 return 0;
2840 }
2841
2842 /**
2843 * iwl4965_hw_reg_send_txpower - Configure the TXPOWER level user limit
2844 *
2845 * Uses the active RXON for channel, band, and characteristics (fat, high)
2846 * The power limit is taken from priv->user_txpower_limit.
2847 */
2848 int iwl4965_hw_reg_send_txpower(struct iwl_priv *priv)
2849 {
2850 struct iwl4965_txpowertable_cmd cmd = { 0 };
2851 int ret;
2852 u8 band = 0;
2853 u8 is_fat = 0;
2854 u8 ctrl_chan_high = 0;
2855
2856 if (test_bit(STATUS_SCANNING, &priv->status)) {
2857 /* If this gets hit a lot, switch it to a BUG() and catch
2858 * the stack trace to find out who is calling this during
2859 * a scan. */
2860 IWL_WARNING("TX Power requested while scanning!\n");
2861 return -EAGAIN;
2862 }
2863
2864 band = priv->band == IEEE80211_BAND_2GHZ;
2865
2866 is_fat = is_fat_channel(priv->active_rxon.flags);
2867
2868 if (is_fat &&
2869 (priv->active_rxon.flags & RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK))
2870 ctrl_chan_high = 1;
2871
2872 cmd.band = band;
2873 cmd.channel = priv->active_rxon.channel;
2874
2875 ret = iwl4965_fill_txpower_tbl(priv, band,
2876 le16_to_cpu(priv->active_rxon.channel),
2877 is_fat, ctrl_chan_high, &cmd.tx_power);
2878 if (ret)
2879 goto out;
2880
2881 ret = iwl_send_cmd_pdu(priv, REPLY_TX_PWR_TABLE_CMD, sizeof(cmd), &cmd);
2882
2883 out:
2884 return ret;
2885 }
2886
2887 int iwl4965_hw_channel_switch(struct iwl_priv *priv, u16 channel)
2888 {
2889 int rc;
2890 u8 band = 0;
2891 u8 is_fat = 0;
2892 u8 ctrl_chan_high = 0;
2893 struct iwl4965_channel_switch_cmd cmd = { 0 };
2894 const struct iwl_channel_info *ch_info;
2895
2896 band = priv->band == IEEE80211_BAND_2GHZ;
2897
2898 ch_info = iwl_get_channel_info(priv, priv->band, channel);
2899
2900 is_fat = is_fat_channel(priv->staging_rxon.flags);
2901
2902 if (is_fat &&
2903 (priv->active_rxon.flags & RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK))
2904 ctrl_chan_high = 1;
2905
2906 cmd.band = band;
2907 cmd.expect_beacon = 0;
2908 cmd.channel = cpu_to_le16(channel);
2909 cmd.rxon_flags = priv->active_rxon.flags;
2910 cmd.rxon_filter_flags = priv->active_rxon.filter_flags;
2911 cmd.switch_time = cpu_to_le32(priv->ucode_beacon_time);
2912 if (ch_info)
2913 cmd.expect_beacon = is_channel_radar(ch_info);
2914 else
2915 cmd.expect_beacon = 1;
2916
2917 rc = iwl4965_fill_txpower_tbl(priv, band, channel, is_fat,
2918 ctrl_chan_high, &cmd.tx_power);
2919 if (rc) {
2920 IWL_DEBUG_11H("error:%d fill txpower_tbl\n", rc);
2921 return rc;
2922 }
2923
2924 rc = iwl_send_cmd_pdu(priv, REPLY_CHANNEL_SWITCH, sizeof(cmd), &cmd);
2925 return rc;
2926 }
2927
2928 #define RTS_HCCA_RETRY_LIMIT 3
2929 #define RTS_DFAULT_RETRY_LIMIT 60
2930
2931 void iwl4965_hw_build_tx_cmd_rate(struct iwl_priv *priv,
2932 struct iwl_cmd *cmd,
2933 struct ieee80211_tx_control *ctrl,
2934 struct ieee80211_hdr *hdr, int sta_id,
2935 int is_hcca)
2936 {
2937 struct iwl4965_tx_cmd *tx = &cmd->cmd.tx;
2938 u8 rts_retry_limit = 0;
2939 u8 data_retry_limit = 0;
2940 u16 fc = le16_to_cpu(hdr->frame_control);
2941 u8 rate_plcp;
2942 u16 rate_flags = 0;
2943 int rate_idx = min(ctrl->tx_rate->hw_value & 0xffff, IWL_RATE_COUNT - 1);
2944
2945 rate_plcp = iwl4965_rates[rate_idx].plcp;
2946
2947 rts_retry_limit = (is_hcca) ?
2948 RTS_HCCA_RETRY_LIMIT : RTS_DFAULT_RETRY_LIMIT;
2949
2950 if ((rate_idx >= IWL_FIRST_CCK_RATE) && (rate_idx <= IWL_LAST_CCK_RATE))
2951 rate_flags |= RATE_MCS_CCK_MSK;
2952
2953
2954 if (ieee80211_is_probe_response(fc)) {
2955 data_retry_limit = 3;
2956 if (data_retry_limit < rts_retry_limit)
2957 rts_retry_limit = data_retry_limit;
2958 } else
2959 data_retry_limit = IWL_DEFAULT_TX_RETRY;
2960
2961 if (priv->data_retry_limit != -1)
2962 data_retry_limit = priv->data_retry_limit;
2963
2964
2965 if (ieee80211_is_data(fc)) {
2966 tx->initial_rate_index = 0;
2967 tx->tx_flags |= TX_CMD_FLG_STA_RATE_MSK;
2968 } else {
2969 switch (fc & IEEE80211_FCTL_STYPE) {
2970 case IEEE80211_STYPE_AUTH:
2971 case IEEE80211_STYPE_DEAUTH:
2972 case IEEE80211_STYPE_ASSOC_REQ:
2973 case IEEE80211_STYPE_REASSOC_REQ:
2974 if (tx->tx_flags & TX_CMD_FLG_RTS_MSK) {
2975 tx->tx_flags &= ~TX_CMD_FLG_RTS_MSK;
2976 tx->tx_flags |= TX_CMD_FLG_CTS_MSK;
2977 }
2978 break;
2979 default:
2980 break;
2981 }
2982
2983 /* Alternate between antenna A and B for successive frames */
2984 if (priv->use_ant_b_for_management_frame) {
2985 priv->use_ant_b_for_management_frame = 0;
2986 rate_flags |= RATE_MCS_ANT_B_MSK;
2987 } else {
2988 priv->use_ant_b_for_management_frame = 1;
2989 rate_flags |= RATE_MCS_ANT_A_MSK;
2990 }
2991 }
2992
2993 tx->rts_retry_limit = rts_retry_limit;
2994 tx->data_retry_limit = data_retry_limit;
2995 tx->rate_n_flags = iwl4965_hw_set_rate_n_flags(rate_plcp, rate_flags);
2996 }
2997
2998 int iwl4965_hw_get_rx_read(struct iwl_priv *priv)
2999 {
3000 struct iwl4965_shared *s = priv->shared_virt;
3001 return le32_to_cpu(s->rb_closed) & 0xFFF;
3002 }
3003
3004 int iwl4965_hw_get_temperature(struct iwl_priv *priv)
3005 {
3006 return priv->temperature;
3007 }
3008
3009 unsigned int iwl4965_hw_get_beacon_cmd(struct iwl_priv *priv,
3010 struct iwl4965_frame *frame, u8 rate)
3011 {
3012 struct iwl4965_tx_beacon_cmd *tx_beacon_cmd;
3013 unsigned int frame_size;
3014
3015 tx_beacon_cmd = &frame->u.beacon;
3016 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
3017
3018 tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
3019 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
3020
3021 frame_size = iwl4965_fill_beacon_frame(priv,
3022 tx_beacon_cmd->frame,
3023 iwl4965_broadcast_addr,
3024 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
3025
3026 BUG_ON(frame_size > MAX_MPDU_SIZE);
3027 tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
3028
3029 if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
3030 tx_beacon_cmd->tx.rate_n_flags =
3031 iwl4965_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
3032 else
3033 tx_beacon_cmd->tx.rate_n_flags =
3034 iwl4965_hw_set_rate_n_flags(rate, 0);
3035
3036 tx_beacon_cmd->tx.tx_flags = (TX_CMD_FLG_SEQ_CTL_MSK |
3037 TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK);
3038 return (sizeof(*tx_beacon_cmd) + frame_size);
3039 }
3040
3041 /*
3042 * Tell 4965 where to find circular buffer of Tx Frame Descriptors for
3043 * given Tx queue, and enable the DMA channel used for that queue.
3044 *
3045 * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
3046 * channels supported in hardware.
3047 */
3048 int iwl4965_hw_tx_queue_init(struct iwl_priv *priv, struct iwl4965_tx_queue *txq)
3049 {
3050 int rc;
3051 unsigned long flags;
3052 int txq_id = txq->q.id;
3053
3054 spin_lock_irqsave(&priv->lock, flags);
3055 rc = iwl_grab_nic_access(priv);
3056 if (rc) {
3057 spin_unlock_irqrestore(&priv->lock, flags);
3058 return rc;
3059 }
3060
3061 /* Circular buffer (TFD queue in DRAM) physical base address */
3062 iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
3063 txq->q.dma_addr >> 8);
3064
3065 /* Enable DMA channel, using same id as for TFD queue */
3066 iwl_write_direct32(
3067 priv, IWL_FH_TCSR_CHNL_TX_CONFIG_REG(txq_id),
3068 IWL_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
3069 IWL_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL);
3070 iwl_release_nic_access(priv);
3071 spin_unlock_irqrestore(&priv->lock, flags);
3072
3073 return 0;
3074 }
3075
3076 int iwl4965_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv, void *ptr,
3077 dma_addr_t addr, u16 len)
3078 {
3079 int index, is_odd;
3080 struct iwl4965_tfd_frame *tfd = ptr;
3081 u32 num_tbs = IWL_GET_BITS(*tfd, num_tbs);
3082
3083 /* Each TFD can point to a maximum 20 Tx buffers */
3084 if ((num_tbs >= MAX_NUM_OF_TBS) || (num_tbs < 0)) {
3085 IWL_ERROR("Error can not send more than %d chunks\n",
3086 MAX_NUM_OF_TBS);
3087 return -EINVAL;
3088 }
3089
3090 index = num_tbs / 2;
3091 is_odd = num_tbs & 0x1;
3092
3093 if (!is_odd) {
3094 tfd->pa[index].tb1_addr = cpu_to_le32(addr);
3095 IWL_SET_BITS(tfd->pa[index], tb1_addr_hi,
3096 iwl_get_dma_hi_address(addr));
3097 IWL_SET_BITS(tfd->pa[index], tb1_len, len);
3098 } else {
3099 IWL_SET_BITS(tfd->pa[index], tb2_addr_lo16,
3100 (u32) (addr & 0xffff));
3101 IWL_SET_BITS(tfd->pa[index], tb2_addr_hi20, addr >> 16);
3102 IWL_SET_BITS(tfd->pa[index], tb2_len, len);
3103 }
3104
3105 IWL_SET_BITS(*tfd, num_tbs, num_tbs + 1);
3106
3107 return 0;
3108 }
3109
3110 static void iwl4965_hw_card_show_info(struct iwl_priv *priv)
3111 {
3112 u16 hw_version = priv->eeprom.board_revision_4965;
3113
3114 IWL_DEBUG_INFO("4965ABGN HW Version %u.%u.%u\n",
3115 ((hw_version >> 8) & 0x0F),
3116 ((hw_version >> 8) >> 4), (hw_version & 0x00FF));
3117
3118 IWL_DEBUG_INFO("4965ABGN PBA Number %.16s\n",
3119 priv->eeprom.board_pba_number_4965);
3120 }
3121
3122 #define IWL_TX_CRC_SIZE 4
3123 #define IWL_TX_DELIMITER_SIZE 4
3124
3125 /**
3126 * iwl4965_txq_update_byte_cnt_tbl - Set up entry in Tx byte-count array
3127 */
3128 static void iwl4965_txq_update_byte_cnt_tbl(struct iwl_priv *priv,
3129 struct iwl4965_tx_queue *txq,
3130 u16 byte_cnt)
3131 {
3132 int len;
3133 int txq_id = txq->q.id;
3134 struct iwl4965_shared *shared_data = priv->shared_virt;
3135
3136 len = byte_cnt + IWL_TX_CRC_SIZE + IWL_TX_DELIMITER_SIZE;
3137
3138 /* Set up byte count within first 256 entries */
3139 IWL_SET_BITS16(shared_data->queues_byte_cnt_tbls[txq_id].
3140 tfd_offset[txq->q.write_ptr], byte_cnt, len);
3141
3142 /* If within first 64 entries, duplicate at end */
3143 if (txq->q.write_ptr < IWL4965_MAX_WIN_SIZE)
3144 IWL_SET_BITS16(shared_data->queues_byte_cnt_tbls[txq_id].
3145 tfd_offset[IWL4965_QUEUE_SIZE + txq->q.write_ptr],
3146 byte_cnt, len);
3147 }
3148
3149 /**
3150 * iwl4965_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
3151 *
3152 * Selects how many and which Rx receivers/antennas/chains to use.
3153 * This should not be used for scan command ... it puts data in wrong place.
3154 */
3155 void iwl4965_set_rxon_chain(struct iwl_priv *priv)
3156 {
3157 u8 is_single = is_single_stream(priv);
3158 u8 idle_state, rx_state;
3159
3160 priv->staging_rxon.rx_chain = 0;
3161 rx_state = idle_state = 3;
3162
3163 /* Tell uCode which antennas are actually connected.
3164 * Before first association, we assume all antennas are connected.
3165 * Just after first association, iwl4965_noise_calibration()
3166 * checks which antennas actually *are* connected. */
3167 priv->staging_rxon.rx_chain |=
3168 cpu_to_le16(priv->valid_antenna << RXON_RX_CHAIN_VALID_POS);
3169
3170 /* How many receivers should we use? */
3171 iwl4965_get_rx_chain_counter(priv, &idle_state, &rx_state);
3172 priv->staging_rxon.rx_chain |=
3173 cpu_to_le16(rx_state << RXON_RX_CHAIN_MIMO_CNT_POS);
3174 priv->staging_rxon.rx_chain |=
3175 cpu_to_le16(idle_state << RXON_RX_CHAIN_CNT_POS);
3176
3177 if (!is_single && (rx_state >= 2) &&
3178 !test_bit(STATUS_POWER_PMI, &priv->status))
3179 priv->staging_rxon.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
3180 else
3181 priv->staging_rxon.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
3182
3183 IWL_DEBUG_ASSOC("rx chain %X\n", priv->staging_rxon.rx_chain);
3184 }
3185
3186 /**
3187 * sign_extend - Sign extend a value using specified bit as sign-bit
3188 *
3189 * Example: sign_extend(9, 3) would return -7 as bit3 of 1001b is 1
3190 * and bit0..2 is 001b which when sign extended to 1111111111111001b is -7.
3191 *
3192 * @param oper value to sign extend
3193 * @param index 0 based bit index (0<=index<32) to sign bit
3194 */
3195 static s32 sign_extend(u32 oper, int index)
3196 {
3197 u8 shift = 31 - index;
3198
3199 return (s32)(oper << shift) >> shift;
3200 }
3201
3202 /**
3203 * iwl4965_get_temperature - return the calibrated temperature (in Kelvin)
3204 * @statistics: Provides the temperature reading from the uCode
3205 *
3206 * A return of <0 indicates bogus data in the statistics
3207 */
3208 int iwl4965_get_temperature(const struct iwl_priv *priv)
3209 {
3210 s32 temperature;
3211 s32 vt;
3212 s32 R1, R2, R3;
3213 u32 R4;
3214
3215 if (test_bit(STATUS_TEMPERATURE, &priv->status) &&
3216 (priv->statistics.flag & STATISTICS_REPLY_FLG_FAT_MODE_MSK)) {
3217 IWL_DEBUG_TEMP("Running FAT temperature calibration\n");
3218 R1 = (s32)le32_to_cpu(priv->card_alive_init.therm_r1[1]);
3219 R2 = (s32)le32_to_cpu(priv->card_alive_init.therm_r2[1]);
3220 R3 = (s32)le32_to_cpu(priv->card_alive_init.therm_r3[1]);
3221 R4 = le32_to_cpu(priv->card_alive_init.therm_r4[1]);
3222 } else {
3223 IWL_DEBUG_TEMP("Running temperature calibration\n");
3224 R1 = (s32)le32_to_cpu(priv->card_alive_init.therm_r1[0]);
3225 R2 = (s32)le32_to_cpu(priv->card_alive_init.therm_r2[0]);
3226 R3 = (s32)le32_to_cpu(priv->card_alive_init.therm_r3[0]);
3227 R4 = le32_to_cpu(priv->card_alive_init.therm_r4[0]);
3228 }
3229
3230 /*
3231 * Temperature is only 23 bits, so sign extend out to 32.
3232 *
3233 * NOTE If we haven't received a statistics notification yet
3234 * with an updated temperature, use R4 provided to us in the
3235 * "initialize" ALIVE response.
3236 */
3237 if (!test_bit(STATUS_TEMPERATURE, &priv->status))
3238 vt = sign_extend(R4, 23);
3239 else
3240 vt = sign_extend(
3241 le32_to_cpu(priv->statistics.general.temperature), 23);
3242
3243 IWL_DEBUG_TEMP("Calib values R[1-3]: %d %d %d R4: %d\n",
3244 R1, R2, R3, vt);
3245
3246 if (R3 == R1) {
3247 IWL_ERROR("Calibration conflict R1 == R3\n");
3248 return -1;
3249 }
3250
3251 /* Calculate temperature in degrees Kelvin, adjust by 97%.
3252 * Add offset to center the adjustment around 0 degrees Centigrade. */
3253 temperature = TEMPERATURE_CALIB_A_VAL * (vt - R2);
3254 temperature /= (R3 - R1);
3255 temperature = (temperature * 97) / 100 +
3256 TEMPERATURE_CALIB_KELVIN_OFFSET;
3257
3258 IWL_DEBUG_TEMP("Calibrated temperature: %dK, %dC\n", temperature,
3259 KELVIN_TO_CELSIUS(temperature));
3260
3261 return temperature;
3262 }
3263
3264 /* Adjust Txpower only if temperature variance is greater than threshold. */
3265 #define IWL_TEMPERATURE_THRESHOLD 3
3266
3267 /**
3268 * iwl4965_is_temp_calib_needed - determines if new calibration is needed
3269 *
3270 * If the temperature changed has changed sufficiently, then a recalibration
3271 * is needed.
3272 *
3273 * Assumes caller will replace priv->last_temperature once calibration
3274 * executed.
3275 */
3276 static int iwl4965_is_temp_calib_needed(struct iwl_priv *priv)
3277 {
3278 int temp_diff;
3279
3280 if (!test_bit(STATUS_STATISTICS, &priv->status)) {
3281 IWL_DEBUG_TEMP("Temperature not updated -- no statistics.\n");
3282 return 0;
3283 }
3284
3285 temp_diff = priv->temperature - priv->last_temperature;
3286
3287 /* get absolute value */
3288 if (temp_diff < 0) {
3289 IWL_DEBUG_POWER("Getting cooler, delta %d, \n", temp_diff);
3290 temp_diff = -temp_diff;
3291 } else if (temp_diff == 0)
3292 IWL_DEBUG_POWER("Same temp, \n");
3293 else
3294 IWL_DEBUG_POWER("Getting warmer, delta %d, \n", temp_diff);
3295
3296 if (temp_diff < IWL_TEMPERATURE_THRESHOLD) {
3297 IWL_DEBUG_POWER("Thermal txpower calib not needed\n");
3298 return 0;
3299 }
3300
3301 IWL_DEBUG_POWER("Thermal txpower calib needed\n");
3302
3303 return 1;
3304 }
3305
3306 /* Calculate noise level, based on measurements during network silence just
3307 * before arriving beacon. This measurement can be done only if we know
3308 * exactly when to expect beacons, therefore only when we're associated. */
3309 static void iwl4965_rx_calc_noise(struct iwl_priv *priv)
3310 {
3311 struct statistics_rx_non_phy *rx_info
3312 = &(priv->statistics.rx.general);
3313 int num_active_rx = 0;
3314 int total_silence = 0;
3315 int bcn_silence_a =
3316 le32_to_cpu(rx_info->beacon_silence_rssi_a) & IN_BAND_FILTER;
3317 int bcn_silence_b =
3318 le32_to_cpu(rx_info->beacon_silence_rssi_b) & IN_BAND_FILTER;
3319 int bcn_silence_c =
3320 le32_to_cpu(rx_info->beacon_silence_rssi_c) & IN_BAND_FILTER;
3321
3322 if (bcn_silence_a) {
3323 total_silence += bcn_silence_a;
3324 num_active_rx++;
3325 }
3326 if (bcn_silence_b) {
3327 total_silence += bcn_silence_b;
3328 num_active_rx++;
3329 }
3330 if (bcn_silence_c) {
3331 total_silence += bcn_silence_c;
3332 num_active_rx++;
3333 }
3334
3335 /* Average among active antennas */
3336 if (num_active_rx)
3337 priv->last_rx_noise = (total_silence / num_active_rx) - 107;
3338 else
3339 priv->last_rx_noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
3340
3341 IWL_DEBUG_CALIB("inband silence a %u, b %u, c %u, dBm %d\n",
3342 bcn_silence_a, bcn_silence_b, bcn_silence_c,
3343 priv->last_rx_noise);
3344 }
3345
3346 void iwl4965_hw_rx_statistics(struct iwl_priv *priv, struct iwl4965_rx_mem_buffer *rxb)
3347 {
3348 struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
3349 int change;
3350 s32 temp;
3351
3352 IWL_DEBUG_RX("Statistics notification received (%d vs %d).\n",
3353 (int)sizeof(priv->statistics), pkt->len);
3354
3355 change = ((priv->statistics.general.temperature !=
3356 pkt->u.stats.general.temperature) ||
3357 ((priv->statistics.flag &
3358 STATISTICS_REPLY_FLG_FAT_MODE_MSK) !=
3359 (pkt->u.stats.flag & STATISTICS_REPLY_FLG_FAT_MODE_MSK)));
3360
3361 memcpy(&priv->statistics, &pkt->u.stats, sizeof(priv->statistics));
3362
3363 set_bit(STATUS_STATISTICS, &priv->status);
3364
3365 /* Reschedule the statistics timer to occur in
3366 * REG_RECALIB_PERIOD seconds to ensure we get a
3367 * thermal update even if the uCode doesn't give
3368 * us one */
3369 mod_timer(&priv->statistics_periodic, jiffies +
3370 msecs_to_jiffies(REG_RECALIB_PERIOD * 1000));
3371
3372 if (unlikely(!test_bit(STATUS_SCANNING, &priv->status)) &&
3373 (pkt->hdr.cmd == STATISTICS_NOTIFICATION)) {
3374 iwl4965_rx_calc_noise(priv);
3375 #ifdef CONFIG_IWL4965_SENSITIVITY
3376 queue_work(priv->workqueue, &priv->sensitivity_work);
3377 #endif
3378 }
3379
3380 iwl_leds_background(priv);
3381
3382 /* If the hardware hasn't reported a change in
3383 * temperature then don't bother computing a
3384 * calibrated temperature value */
3385 if (!change)
3386 return;
3387
3388 temp = iwl4965_get_temperature(priv);
3389 if (temp < 0)
3390 return;
3391
3392 if (priv->temperature != temp) {
3393 if (priv->temperature)
3394 IWL_DEBUG_TEMP("Temperature changed "
3395 "from %dC to %dC\n",
3396 KELVIN_TO_CELSIUS(priv->temperature),
3397 KELVIN_TO_CELSIUS(temp));
3398 else
3399 IWL_DEBUG_TEMP("Temperature "
3400 "initialized to %dC\n",
3401 KELVIN_TO_CELSIUS(temp));
3402 }
3403
3404 priv->temperature = temp;
3405 set_bit(STATUS_TEMPERATURE, &priv->status);
3406
3407 if (unlikely(!test_bit(STATUS_SCANNING, &priv->status)) &&
3408 iwl4965_is_temp_calib_needed(priv))
3409 queue_work(priv->workqueue, &priv->txpower_work);
3410 }
3411
3412 static void iwl4965_add_radiotap(struct iwl_priv *priv,
3413 struct sk_buff *skb,
3414 struct iwl4965_rx_phy_res *rx_start,
3415 struct ieee80211_rx_status *stats,
3416 u32 ampdu_status)
3417 {
3418 s8 signal = stats->ssi;
3419 s8 noise = 0;
3420 int rate = stats->rate_idx;
3421 u64 tsf = stats->mactime;
3422 __le16 antenna;
3423 __le16 phy_flags_hw = rx_start->phy_flags;
3424 struct iwl4965_rt_rx_hdr {
3425 struct ieee80211_radiotap_header rt_hdr;
3426 __le64 rt_tsf; /* TSF */
3427 u8 rt_flags; /* radiotap packet flags */
3428 u8 rt_rate; /* rate in 500kb/s */
3429 __le16 rt_channelMHz; /* channel in MHz */
3430 __le16 rt_chbitmask; /* channel bitfield */
3431 s8 rt_dbmsignal; /* signal in dBm, kluged to signed */
3432 s8 rt_dbmnoise;
3433 u8 rt_antenna; /* antenna number */
3434 } __attribute__ ((packed)) *iwl4965_rt;
3435
3436 /* TODO: We won't have enough headroom for HT frames. Fix it later. */
3437 if (skb_headroom(skb) < sizeof(*iwl4965_rt)) {
3438 if (net_ratelimit())
3439 printk(KERN_ERR "not enough headroom [%d] for "
3440 "radiotap head [%zd]\n",
3441 skb_headroom(skb), sizeof(*iwl4965_rt));
3442 return;
3443 }
3444
3445 /* put radiotap header in front of 802.11 header and data */
3446 iwl4965_rt = (void *)skb_push(skb, sizeof(*iwl4965_rt));
3447
3448 /* initialise radiotap header */
3449 iwl4965_rt->rt_hdr.it_version = PKTHDR_RADIOTAP_VERSION;
3450 iwl4965_rt->rt_hdr.it_pad = 0;
3451
3452 /* total header + data */
3453 put_unaligned(cpu_to_le16(sizeof(*iwl4965_rt)),
3454 &iwl4965_rt->rt_hdr.it_len);
3455
3456 /* Indicate all the fields we add to the radiotap header */
3457 put_unaligned(cpu_to_le32((1 << IEEE80211_RADIOTAP_TSFT) |
3458 (1 << IEEE80211_RADIOTAP_FLAGS) |
3459 (1 << IEEE80211_RADIOTAP_RATE) |
3460 (1 << IEEE80211_RADIOTAP_CHANNEL) |
3461 (1 << IEEE80211_RADIOTAP_DBM_ANTSIGNAL) |
3462 (1 << IEEE80211_RADIOTAP_DBM_ANTNOISE) |
3463 (1 << IEEE80211_RADIOTAP_ANTENNA)),
3464 &iwl4965_rt->rt_hdr.it_present);
3465
3466 /* Zero the flags, we'll add to them as we go */
3467 iwl4965_rt->rt_flags = 0;
3468
3469 put_unaligned(cpu_to_le64(tsf), &iwl4965_rt->rt_tsf);
3470
3471 iwl4965_rt->rt_dbmsignal = signal;
3472 iwl4965_rt->rt_dbmnoise = noise;
3473
3474 /* Convert the channel frequency and set the flags */
3475 put_unaligned(cpu_to_le16(stats->freq), &iwl4965_rt->rt_channelMHz);
3476 if (!(phy_flags_hw & RX_RES_PHY_FLAGS_BAND_24_MSK))
3477 put_unaligned(cpu_to_le16(IEEE80211_CHAN_OFDM |
3478 IEEE80211_CHAN_5GHZ),
3479 &iwl4965_rt->rt_chbitmask);
3480 else if (phy_flags_hw & RX_RES_PHY_FLAGS_MOD_CCK_MSK)
3481 put_unaligned(cpu_to_le16(IEEE80211_CHAN_CCK |
3482 IEEE80211_CHAN_2GHZ),
3483 &iwl4965_rt->rt_chbitmask);
3484 else /* 802.11g */
3485 put_unaligned(cpu_to_le16(IEEE80211_CHAN_OFDM |
3486 IEEE80211_CHAN_2GHZ),
3487 &iwl4965_rt->rt_chbitmask);
3488
3489 if (rate == -1)
3490 iwl4965_rt->rt_rate = 0;
3491 else
3492 iwl4965_rt->rt_rate = iwl4965_rates[rate].ieee;
3493
3494 /*
3495 * "antenna number"
3496 *
3497 * It seems that the antenna field in the phy flags value
3498 * is actually a bitfield. This is undefined by radiotap,
3499 * it wants an actual antenna number but I always get "7"
3500 * for most legacy frames I receive indicating that the
3501 * same frame was received on all three RX chains.
3502 *
3503 * I think this field should be removed in favour of a
3504 * new 802.11n radiotap field "RX chains" that is defined
3505 * as a bitmask.
3506 */
3507 antenna = phy_flags_hw & RX_RES_PHY_FLAGS_ANTENNA_MSK;
3508 iwl4965_rt->rt_antenna = le16_to_cpu(antenna) >> 4;
3509
3510 /* set the preamble flag if appropriate */
3511 if (phy_flags_hw & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
3512 iwl4965_rt->rt_flags |= IEEE80211_RADIOTAP_F_SHORTPRE;
3513
3514 stats->flag |= RX_FLAG_RADIOTAP;
3515 }
3516
3517 static void iwl_update_rx_stats(struct iwl_priv *priv, u16 fc, u16 len)
3518 {
3519 /* 0 - mgmt, 1 - cnt, 2 - data */
3520 int idx = (fc & IEEE80211_FCTL_FTYPE) >> 2;
3521 priv->rx_stats[idx].cnt++;
3522 priv->rx_stats[idx].bytes += len;
3523 }
3524
3525 static u32 iwl4965_translate_rx_status(u32 decrypt_in)
3526 {
3527 u32 decrypt_out = 0;
3528
3529 if ((decrypt_in & RX_RES_STATUS_STATION_FOUND) ==
3530 RX_RES_STATUS_STATION_FOUND)
3531 decrypt_out |= (RX_RES_STATUS_STATION_FOUND |
3532 RX_RES_STATUS_NO_STATION_INFO_MISMATCH);
3533
3534 decrypt_out |= (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK);
3535
3536 /* packet was not encrypted */
3537 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
3538 RX_RES_STATUS_SEC_TYPE_NONE)
3539 return decrypt_out;
3540
3541 /* packet was encrypted with unknown alg */
3542 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
3543 RX_RES_STATUS_SEC_TYPE_ERR)
3544 return decrypt_out;
3545
3546 /* decryption was not done in HW */
3547 if ((decrypt_in & RX_MPDU_RES_STATUS_DEC_DONE_MSK) !=
3548 RX_MPDU_RES_STATUS_DEC_DONE_MSK)
3549 return decrypt_out;
3550
3551 switch (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) {
3552
3553 case RX_RES_STATUS_SEC_TYPE_CCMP:
3554 /* alg is CCM: check MIC only */
3555 if (!(decrypt_in & RX_MPDU_RES_STATUS_MIC_OK))
3556 /* Bad MIC */
3557 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
3558 else
3559 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
3560
3561 break;
3562
3563 case RX_RES_STATUS_SEC_TYPE_TKIP:
3564 if (!(decrypt_in & RX_MPDU_RES_STATUS_TTAK_OK)) {
3565 /* Bad TTAK */
3566 decrypt_out |= RX_RES_STATUS_BAD_KEY_TTAK;
3567 break;
3568 }
3569 /* fall through if TTAK OK */
3570 default:
3571 if (!(decrypt_in & RX_MPDU_RES_STATUS_ICV_OK))
3572 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
3573 else
3574 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
3575 break;
3576 };
3577
3578 IWL_DEBUG_RX("decrypt_in:0x%x decrypt_out = 0x%x\n",
3579 decrypt_in, decrypt_out);
3580
3581 return decrypt_out;
3582 }
3583
3584 static void iwl4965_handle_data_packet(struct iwl_priv *priv, int is_data,
3585 int include_phy,
3586 struct iwl4965_rx_mem_buffer *rxb,
3587 struct ieee80211_rx_status *stats)
3588 {
3589 struct iwl4965_rx_packet *pkt = (struct iwl4965_rx_packet *)rxb->skb->data;
3590 struct iwl4965_rx_phy_res *rx_start = (include_phy) ?
3591 (struct iwl4965_rx_phy_res *)&(pkt->u.raw[0]) : NULL;
3592 struct ieee80211_hdr *hdr;
3593 u16 len;
3594 __le32 *rx_end;
3595 unsigned int skblen;
3596 u32 ampdu_status;
3597 u32 ampdu_status_legacy;
3598
3599 if (!include_phy && priv->last_phy_res[0])
3600 rx_start = (struct iwl4965_rx_phy_res *)&priv->last_phy_res[1];
3601
3602 if (!rx_start) {
3603 IWL_ERROR("MPDU frame without a PHY data\n");
3604 return;
3605 }
3606 if (include_phy) {
3607 hdr = (struct ieee80211_hdr *)((u8 *) & rx_start[1] +
3608 rx_start->cfg_phy_cnt);
3609
3610 len = le16_to_cpu(rx_start->byte_count);
3611
3612 rx_end = (__le32 *) ((u8 *) & pkt->u.raw[0] +
3613 sizeof(struct iwl4965_rx_phy_res) +
3614 rx_start->cfg_phy_cnt + len);
3615
3616 } else {
3617 struct iwl4965_rx_mpdu_res_start *amsdu =
3618 (struct iwl4965_rx_mpdu_res_start *)pkt->u.raw;
3619
3620 hdr = (struct ieee80211_hdr *)(pkt->u.raw +
3621 sizeof(struct iwl4965_rx_mpdu_res_start));
3622 len = le16_to_cpu(amsdu->byte_count);
3623 rx_start->byte_count = amsdu->byte_count;
3624 rx_end = (__le32 *) (((u8 *) hdr) + len);
3625 }
3626 if (len > priv->hw_params.max_pkt_size || len < 16) {
3627 IWL_WARNING("byte count out of range [16,4K] : %d\n", len);
3628 return;
3629 }
3630
3631 ampdu_status = le32_to_cpu(*rx_end);
3632 skblen = ((u8 *) rx_end - (u8 *) & pkt->u.raw[0]) + sizeof(u32);
3633
3634 if (!include_phy) {
3635 /* New status scheme, need to translate */
3636 ampdu_status_legacy = ampdu_status;
3637 ampdu_status = iwl4965_translate_rx_status(ampdu_status);
3638 }
3639
3640 /* start from MAC */
3641 skb_reserve(rxb->skb, (void *)hdr - (void *)pkt);
3642 skb_put(rxb->skb, len); /* end where data ends */
3643
3644 /* We only process data packets if the interface is open */
3645 if (unlikely(!priv->is_open)) {
3646 IWL_DEBUG_DROP_LIMIT
3647 ("Dropping packet while interface is not open.\n");
3648 return;
3649 }
3650
3651 stats->flag = 0;
3652 hdr = (struct ieee80211_hdr *)rxb->skb->data;
3653
3654 if (priv->cfg->mod_params->hw_crypto)
3655 iwl4965_set_decrypted_flag(priv, rxb->skb, ampdu_status, stats);
3656
3657 if (priv->add_radiotap)
3658 iwl4965_add_radiotap(priv, rxb->skb, rx_start, stats, ampdu_status);
3659
3660 iwl_update_rx_stats(priv, le16_to_cpu(hdr->frame_control), len);
3661 ieee80211_rx_irqsafe(priv->hw, rxb->skb, stats);
3662 priv->alloc_rxb_skb--;
3663 rxb->skb = NULL;
3664 }
3665
3666 /* Calc max signal level (dBm) among 3 possible receivers */
3667 static int iwl4965_calc_rssi(struct iwl4965_rx_phy_res *rx_resp)
3668 {
3669 /* data from PHY/DSP regarding signal strength, etc.,
3670 * contents are always there, not configurable by host. */
3671 struct iwl4965_rx_non_cfg_phy *ncphy =
3672 (struct iwl4965_rx_non_cfg_phy *)rx_resp->non_cfg_phy;
3673 u32 agc = (le16_to_cpu(ncphy->agc_info) & IWL_AGC_DB_MASK)
3674 >> IWL_AGC_DB_POS;
3675
3676 u32 valid_antennae =
3677 (le16_to_cpu(rx_resp->phy_flags) & RX_PHY_FLAGS_ANTENNAE_MASK)
3678 >> RX_PHY_FLAGS_ANTENNAE_OFFSET;
3679 u8 max_rssi = 0;
3680 u32 i;
3681
3682 /* Find max rssi among 3 possible receivers.
3683 * These values are measured by the digital signal processor (DSP).
3684 * They should stay fairly constant even as the signal strength varies,
3685 * if the radio's automatic gain control (AGC) is working right.
3686 * AGC value (see below) will provide the "interesting" info. */
3687 for (i = 0; i < 3; i++)
3688 if (valid_antennae & (1 << i))
3689 max_rssi = max(ncphy->rssi_info[i << 1], max_rssi);
3690
3691 IWL_DEBUG_STATS("Rssi In A %d B %d C %d Max %d AGC dB %d\n",
3692 ncphy->rssi_info[0], ncphy->rssi_info[2], ncphy->rssi_info[4],
3693 max_rssi, agc);
3694
3695 /* dBm = max_rssi dB - agc dB - constant.
3696 * Higher AGC (higher radio gain) means lower signal. */
3697 return (max_rssi - agc - IWL_RSSI_OFFSET);
3698 }
3699
3700 #ifdef CONFIG_IWL4965_HT
3701
3702 void iwl4965_init_ht_hw_capab(struct iwl_priv *priv,
3703 struct ieee80211_ht_info *ht_info,
3704 enum ieee80211_band band)
3705 {
3706 ht_info->cap = 0;
3707 memset(ht_info->supp_mcs_set, 0, 16);
3708
3709 ht_info->ht_supported = 1;
3710
3711 if (band == IEEE80211_BAND_5GHZ) {
3712 ht_info->cap |= (u16)IEEE80211_HT_CAP_SUP_WIDTH;
3713 ht_info->cap |= (u16)IEEE80211_HT_CAP_SGI_40;
3714 ht_info->supp_mcs_set[4] = 0x01;
3715 }
3716 ht_info->cap |= (u16)IEEE80211_HT_CAP_GRN_FLD;
3717 ht_info->cap |= (u16)IEEE80211_HT_CAP_SGI_20;
3718 ht_info->cap |= (u16)(IEEE80211_HT_CAP_MIMO_PS &
3719 (IWL_MIMO_PS_NONE << 2));
3720
3721 if (priv->cfg->mod_params->amsdu_size_8K)
3722 ht_info->cap |= (u16)IEEE80211_HT_CAP_MAX_AMSDU;
3723
3724 ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
3725 ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
3726
3727 ht_info->supp_mcs_set[0] = 0xFF;
3728 ht_info->supp_mcs_set[1] = 0xFF;
3729 }
3730 #endif /* CONFIG_IWL4965_HT */
3731
3732 static void iwl4965_sta_modify_ps_wake(struct iwl_priv *priv, int sta_id)
3733 {
3734 unsigned long flags;
3735
3736 spin_lock_irqsave(&priv->sta_lock, flags);
3737 priv->stations[sta_id].sta.station_flags &= ~STA_FLG_PWR_SAVE_MSK;
3738 priv->stations[sta_id].sta.station_flags_msk = STA_FLG_PWR_SAVE_MSK;
3739 priv->stations[sta_id].sta.sta.modify_mask = 0;
3740 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
3741 spin_unlock_irqrestore(&priv->sta_lock, flags);
3742
3743 iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
3744 }
3745
3746 static void iwl4965_update_ps_mode(struct iwl_priv *priv, u16 ps_bit, u8 *addr)
3747 {
3748 /* FIXME: need locking over ps_status ??? */
3749 u8 sta_id = iwl4965_hw_find_station(priv, addr);
3750
3751 if (sta_id != IWL_INVALID_STATION) {
3752 u8 sta_awake = priv->stations[sta_id].
3753 ps_status == STA_PS_STATUS_WAKE;
3754
3755 if (sta_awake && ps_bit)
3756 priv->stations[sta_id].ps_status = STA_PS_STATUS_SLEEP;
3757 else if (!sta_awake && !ps_bit) {
3758 iwl4965_sta_modify_ps_wake(priv, sta_id);
3759 priv->stations[sta_id].ps_status = STA_PS_STATUS_WAKE;
3760 }
3761 }
3762 }
3763 #ifdef CONFIG_IWLWIFI_DEBUG
3764
3765 /**
3766 * iwl4965_dbg_report_frame - dump frame to syslog during debug sessions
3767 *
3768 * You may hack this function to show different aspects of received frames,
3769 * including selective frame dumps.
3770 * group100 parameter selects whether to show 1 out of 100 good frames.
3771 *
3772 * TODO: This was originally written for 3945, need to audit for
3773 * proper operation with 4965.
3774 */
3775 static void iwl4965_dbg_report_frame(struct iwl_priv *priv,
3776 struct iwl4965_rx_packet *pkt,
3777 struct ieee80211_hdr *header, int group100)
3778 {
3779 u32 to_us;
3780 u32 print_summary = 0;
3781 u32 print_dump = 0; /* set to 1 to dump all frames' contents */
3782 u32 hundred = 0;
3783 u32 dataframe = 0;
3784 u16 fc;
3785 u16 seq_ctl;
3786 u16 channel;
3787 u16 phy_flags;
3788 int rate_sym;
3789 u16 length;
3790 u16 status;
3791 u16 bcn_tmr;
3792 u32 tsf_low;
3793 u64 tsf;
3794 u8 rssi;
3795 u8 agc;
3796 u16 sig_avg;
3797 u16 noise_diff;
3798 struct iwl4965_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
3799 struct iwl4965_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
3800 struct iwl4965_rx_frame_end *rx_end = IWL_RX_END(pkt);
3801 u8 *data = IWL_RX_DATA(pkt);
3802
3803 if (likely(!(iwl_debug_level & IWL_DL_RX)))
3804 return;
3805
3806 /* MAC header */
3807 fc = le16_to_cpu(header->frame_control);
3808 seq_ctl = le16_to_cpu(header->seq_ctrl);
3809
3810 /* metadata */
3811 channel = le16_to_cpu(rx_hdr->channel);
3812 phy_flags = le16_to_cpu(rx_hdr->phy_flags);
3813 rate_sym = rx_hdr->rate;
3814 length = le16_to_cpu(rx_hdr->len);
3815
3816 /* end-of-frame status and timestamp */
3817 status = le32_to_cpu(rx_end->status);
3818 bcn_tmr = le32_to_cpu(rx_end->beacon_timestamp);
3819 tsf_low = le64_to_cpu(rx_end->timestamp) & 0x0ffffffff;
3820 tsf = le64_to_cpu(rx_end->timestamp);
3821
3822 /* signal statistics */
3823 rssi = rx_stats->rssi;
3824 agc = rx_stats->agc;
3825 sig_avg = le16_to_cpu(rx_stats->sig_avg);
3826 noise_diff = le16_to_cpu(rx_stats->noise_diff);
3827
3828 to_us = !compare_ether_addr(header->addr1, priv->mac_addr);
3829
3830 /* if data frame is to us and all is good,
3831 * (optionally) print summary for only 1 out of every 100 */
3832 if (to_us && (fc & ~IEEE80211_FCTL_PROTECTED) ==
3833 (IEEE80211_FCTL_FROMDS | IEEE80211_FTYPE_DATA)) {
3834 dataframe = 1;
3835 if (!group100)
3836 print_summary = 1; /* print each frame */
3837 else if (priv->framecnt_to_us < 100) {
3838 priv->framecnt_to_us++;
3839 print_summary = 0;
3840 } else {
3841 priv->framecnt_to_us = 0;
3842 print_summary = 1;
3843 hundred = 1;
3844 }
3845 } else {
3846 /* print summary for all other frames */
3847 print_summary = 1;
3848 }
3849
3850 if (print_summary) {
3851 char *title;
3852 int rate_idx;
3853 u32 bitrate;
3854
3855 if (hundred)
3856 title = "100Frames";
3857 else if (fc & IEEE80211_FCTL_RETRY)
3858 title = "Retry";
3859 else if (ieee80211_is_assoc_response(fc))
3860 title = "AscRsp";
3861 else if (ieee80211_is_reassoc_response(fc))
3862 title = "RasRsp";
3863 else if (ieee80211_is_probe_response(fc)) {
3864 title = "PrbRsp";
3865 print_dump = 1; /* dump frame contents */
3866 } else if (ieee80211_is_beacon(fc)) {
3867 title = "Beacon";
3868 print_dump = 1; /* dump frame contents */
3869 } else if (ieee80211_is_atim(fc))
3870 title = "ATIM";
3871 else if (ieee80211_is_auth(fc))
3872 title = "Auth";
3873 else if (ieee80211_is_deauth(fc))
3874 title = "DeAuth";
3875 else if (ieee80211_is_disassoc(fc))
3876 title = "DisAssoc";
3877 else
3878 title = "Frame";
3879
3880 rate_idx = iwl4965_hwrate_to_plcp_idx(rate_sym);
3881 if (unlikely(rate_idx == -1))
3882 bitrate = 0;
3883 else
3884 bitrate = iwl4965_rates[rate_idx].ieee / 2;
3885
3886 /* print frame summary.
3887 * MAC addresses show just the last byte (for brevity),
3888 * but you can hack it to show more, if you'd like to. */
3889 if (dataframe)
3890 IWL_DEBUG_RX("%s: mhd=0x%04x, dst=0x%02x, "
3891 "len=%u, rssi=%d, chnl=%d, rate=%u, \n",
3892 title, fc, header->addr1[5],
3893 length, rssi, channel, bitrate);
3894 else {
3895 /* src/dst addresses assume managed mode */
3896 IWL_DEBUG_RX("%s: 0x%04x, dst=0x%02x, "
3897 "src=0x%02x, rssi=%u, tim=%lu usec, "
3898 "phy=0x%02x, chnl=%d\n",
3899 title, fc, header->addr1[5],
3900 header->addr3[5], rssi,
3901 tsf_low - priv->scan_start_tsf,
3902 phy_flags, channel);
3903 }
3904 }
3905 if (print_dump)
3906 iwl_print_hex_dump(IWL_DL_RX, data, length);
3907 }
3908 #else
3909 static inline void iwl4965_dbg_report_frame(struct iwl_priv *priv,
3910 struct iwl4965_rx_packet *pkt,
3911 struct ieee80211_hdr *header,
3912 int group100)
3913 {
3914 }
3915 #endif
3916
3917
3918
3919 /* Called for REPLY_RX (legacy ABG frames), or
3920 * REPLY_RX_MPDU_CMD (HT high-throughput N frames). */
3921 static void iwl4965_rx_reply_rx(struct iwl_priv *priv,
3922 struct iwl4965_rx_mem_buffer *rxb)
3923 {
3924 struct ieee80211_hdr *header;
3925 struct ieee80211_rx_status rx_status;
3926 struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
3927 /* Use phy data (Rx signal strength, etc.) contained within
3928 * this rx packet for legacy frames,
3929 * or phy data cached from REPLY_RX_PHY_CMD for HT frames. */
3930 int include_phy = (pkt->hdr.cmd == REPLY_RX);
3931 struct iwl4965_rx_phy_res *rx_start = (include_phy) ?
3932 (struct iwl4965_rx_phy_res *)&(pkt->u.raw[0]) :
3933 (struct iwl4965_rx_phy_res *)&priv->last_phy_res[1];
3934 __le32 *rx_end;
3935 unsigned int len = 0;
3936 u16 fc;
3937 u8 network_packet;
3938
3939 rx_status.mactime = le64_to_cpu(rx_start->timestamp);
3940 rx_status.freq =
3941 ieee80211_frequency_to_channel(le16_to_cpu(rx_start->channel));
3942 rx_status.band = (rx_start->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
3943 IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
3944 rx_status.rate_idx =
3945 iwl4965_hwrate_to_plcp_idx(le32_to_cpu(rx_start->rate_n_flags));
3946 if (rx_status.band == IEEE80211_BAND_5GHZ)
3947 rx_status.rate_idx -= IWL_FIRST_OFDM_RATE;
3948
3949 rx_status.antenna = 0;
3950 rx_status.flag = 0;
3951
3952 if ((unlikely(rx_start->cfg_phy_cnt > 20))) {
3953 IWL_DEBUG_DROP("dsp size out of range [0,20]: %d/n",
3954 rx_start->cfg_phy_cnt);
3955 return;
3956 }
3957
3958 if (!include_phy) {
3959 if (priv->last_phy_res[0])
3960 rx_start = (struct iwl4965_rx_phy_res *)
3961 &priv->last_phy_res[1];
3962 else
3963 rx_start = NULL;
3964 }
3965
3966 if (!rx_start) {
3967 IWL_ERROR("MPDU frame without a PHY data\n");
3968 return;
3969 }
3970
3971 if (include_phy) {
3972 header = (struct ieee80211_hdr *)((u8 *) & rx_start[1]
3973 + rx_start->cfg_phy_cnt);
3974
3975 len = le16_to_cpu(rx_start->byte_count);
3976 rx_end = (__le32 *)(pkt->u.raw + rx_start->cfg_phy_cnt +
3977 sizeof(struct iwl4965_rx_phy_res) + len);
3978 } else {
3979 struct iwl4965_rx_mpdu_res_start *amsdu =
3980 (struct iwl4965_rx_mpdu_res_start *)pkt->u.raw;
3981
3982 header = (void *)(pkt->u.raw +
3983 sizeof(struct iwl4965_rx_mpdu_res_start));
3984 len = le16_to_cpu(amsdu->byte_count);
3985 rx_end = (__le32 *) (pkt->u.raw +
3986 sizeof(struct iwl4965_rx_mpdu_res_start) + len);
3987 }
3988
3989 if (!(*rx_end & RX_RES_STATUS_NO_CRC32_ERROR) ||
3990 !(*rx_end & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
3991 IWL_DEBUG_RX("Bad CRC or FIFO: 0x%08X.\n",
3992 le32_to_cpu(*rx_end));
3993 return;
3994 }
3995
3996 priv->ucode_beacon_time = le32_to_cpu(rx_start->beacon_time_stamp);
3997
3998 /* Find max signal strength (dBm) among 3 antenna/receiver chains */
3999 rx_status.ssi = iwl4965_calc_rssi(rx_start);
4000
4001 /* Meaningful noise values are available only from beacon statistics,
4002 * which are gathered only when associated, and indicate noise
4003 * only for the associated network channel ...
4004 * Ignore these noise values while scanning (other channels) */
4005 if (iwl_is_associated(priv) &&
4006 !test_bit(STATUS_SCANNING, &priv->status)) {
4007 rx_status.noise = priv->last_rx_noise;
4008 rx_status.signal = iwl4965_calc_sig_qual(rx_status.ssi,
4009 rx_status.noise);
4010 } else {
4011 rx_status.noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
4012 rx_status.signal = iwl4965_calc_sig_qual(rx_status.ssi, 0);
4013 }
4014
4015 /* Reset beacon noise level if not associated. */
4016 if (!iwl_is_associated(priv))
4017 priv->last_rx_noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
4018
4019 /* Set "1" to report good data frames in groups of 100 */
4020 /* FIXME: need to optimze the call: */
4021 iwl4965_dbg_report_frame(priv, pkt, header, 1);
4022
4023 IWL_DEBUG_STATS_LIMIT("Rssi %d, noise %d, qual %d, TSF %llu\n",
4024 rx_status.ssi, rx_status.noise, rx_status.signal,
4025 (unsigned long long)rx_status.mactime);
4026
4027 network_packet = iwl4965_is_network_packet(priv, header);
4028 if (network_packet) {
4029 priv->last_rx_rssi = rx_status.ssi;
4030 priv->last_beacon_time = priv->ucode_beacon_time;
4031 priv->last_tsf = le64_to_cpu(rx_start->timestamp);
4032 }
4033
4034 fc = le16_to_cpu(header->frame_control);
4035 switch (fc & IEEE80211_FCTL_FTYPE) {
4036 case IEEE80211_FTYPE_MGMT:
4037 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
4038 iwl4965_update_ps_mode(priv, fc & IEEE80211_FCTL_PM,
4039 header->addr2);
4040 iwl4965_handle_data_packet(priv, 0, include_phy, rxb, &rx_status);
4041 break;
4042
4043 case IEEE80211_FTYPE_CTL:
4044 #ifdef CONFIG_IWL4965_HT
4045 switch (fc & IEEE80211_FCTL_STYPE) {
4046 case IEEE80211_STYPE_BACK_REQ:
4047 IWL_DEBUG_HT("IEEE80211_STYPE_BACK_REQ arrived\n");
4048 iwl4965_handle_data_packet(priv, 0, include_phy,
4049 rxb, &rx_status);
4050 break;
4051 default:
4052 break;
4053 }
4054 #endif
4055 break;
4056
4057 case IEEE80211_FTYPE_DATA: {
4058 DECLARE_MAC_BUF(mac1);
4059 DECLARE_MAC_BUF(mac2);
4060 DECLARE_MAC_BUF(mac3);
4061
4062 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
4063 iwl4965_update_ps_mode(priv, fc & IEEE80211_FCTL_PM,
4064 header->addr2);
4065
4066 if (unlikely(!network_packet))
4067 IWL_DEBUG_DROP("Dropping (non network): "
4068 "%s, %s, %s\n",
4069 print_mac(mac1, header->addr1),
4070 print_mac(mac2, header->addr2),
4071 print_mac(mac3, header->addr3));
4072 else if (unlikely(iwl4965_is_duplicate_packet(priv, header)))
4073 IWL_DEBUG_DROP("Dropping (dup): %s, %s, %s\n",
4074 print_mac(mac1, header->addr1),
4075 print_mac(mac2, header->addr2),
4076 print_mac(mac3, header->addr3));
4077 else
4078 iwl4965_handle_data_packet(priv, 1, include_phy, rxb,
4079 &rx_status);
4080 break;
4081 }
4082 default:
4083 break;
4084
4085 }
4086 }
4087
4088 /* Cache phy data (Rx signal strength, etc) for HT frame (REPLY_RX_PHY_CMD).
4089 * This will be used later in iwl4965_rx_reply_rx() for REPLY_RX_MPDU_CMD. */
4090 static void iwl4965_rx_reply_rx_phy(struct iwl_priv *priv,
4091 struct iwl4965_rx_mem_buffer *rxb)
4092 {
4093 struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
4094 priv->last_phy_res[0] = 1;
4095 memcpy(&priv->last_phy_res[1], &(pkt->u.raw[0]),
4096 sizeof(struct iwl4965_rx_phy_res));
4097 }
4098 static void iwl4965_rx_missed_beacon_notif(struct iwl_priv *priv,
4099 struct iwl4965_rx_mem_buffer *rxb)
4100
4101 {
4102 #ifdef CONFIG_IWL4965_SENSITIVITY
4103 struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
4104 struct iwl4965_missed_beacon_notif *missed_beacon;
4105
4106 missed_beacon = &pkt->u.missed_beacon;
4107 if (le32_to_cpu(missed_beacon->consequtive_missed_beacons) > 5) {
4108 IWL_DEBUG_CALIB("missed bcn cnsq %d totl %d rcd %d expctd %d\n",
4109 le32_to_cpu(missed_beacon->consequtive_missed_beacons),
4110 le32_to_cpu(missed_beacon->total_missed_becons),
4111 le32_to_cpu(missed_beacon->num_recvd_beacons),
4112 le32_to_cpu(missed_beacon->num_expected_beacons));
4113 priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT;
4114 if (unlikely(!test_bit(STATUS_SCANNING, &priv->status)))
4115 queue_work(priv->workqueue, &priv->sensitivity_work);
4116 }
4117 #endif /*CONFIG_IWL4965_SENSITIVITY*/
4118 }
4119 #ifdef CONFIG_IWL4965_HT
4120
4121 /**
4122 * iwl4965_sta_modify_enable_tid_tx - Enable Tx for this TID in station table
4123 */
4124 static void iwl4965_sta_modify_enable_tid_tx(struct iwl_priv *priv,
4125 int sta_id, int tid)
4126 {
4127 unsigned long flags;
4128
4129 /* Remove "disable" flag, to enable Tx for this TID */
4130 spin_lock_irqsave(&priv->sta_lock, flags);
4131 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_TID_DISABLE_TX;
4132 priv->stations[sta_id].sta.tid_disable_tx &= cpu_to_le16(~(1 << tid));
4133 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
4134 spin_unlock_irqrestore(&priv->sta_lock, flags);
4135
4136 iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
4137 }
4138
4139 /**
4140 * iwl4965_tx_status_reply_compressed_ba - Update tx status from block-ack
4141 *
4142 * Go through block-ack's bitmap of ACK'd frames, update driver's record of
4143 * ACK vs. not. This gets sent to mac80211, then to rate scaling algo.
4144 */
4145 static int iwl4965_tx_status_reply_compressed_ba(struct iwl_priv *priv,
4146 struct iwl4965_ht_agg *agg,
4147 struct iwl4965_compressed_ba_resp*
4148 ba_resp)
4149
4150 {
4151 int i, sh, ack;
4152 u16 seq_ctl = le16_to_cpu(ba_resp->seq_ctl);
4153 u16 scd_flow = le16_to_cpu(ba_resp->scd_flow);
4154 u64 bitmap;
4155 int successes = 0;
4156 struct ieee80211_tx_status *tx_status;
4157
4158 if (unlikely(!agg->wait_for_ba)) {
4159 IWL_ERROR("Received BA when not expected\n");
4160 return -EINVAL;
4161 }
4162
4163 /* Mark that the expected block-ack response arrived */
4164 agg->wait_for_ba = 0;
4165 IWL_DEBUG_TX_REPLY("BA %d %d\n", agg->start_idx, ba_resp->seq_ctl);
4166
4167 /* Calculate shift to align block-ack bits with our Tx window bits */
4168 sh = agg->start_idx - SEQ_TO_INDEX(seq_ctl>>4);
4169 if (sh < 0) /* tbw something is wrong with indices */
4170 sh += 0x100;
4171
4172 /* don't use 64-bit values for now */
4173 bitmap = le64_to_cpu(ba_resp->bitmap) >> sh;
4174
4175 if (agg->frame_count > (64 - sh)) {
4176 IWL_DEBUG_TX_REPLY("more frames than bitmap size");
4177 return -1;
4178 }
4179
4180 /* check for success or failure according to the
4181 * transmitted bitmap and block-ack bitmap */
4182 bitmap &= agg->bitmap;
4183
4184 /* For each frame attempted in aggregation,
4185 * update driver's record of tx frame's status. */
4186 for (i = 0; i < agg->frame_count ; i++) {
4187 ack = bitmap & (1 << i);
4188 successes += !!ack;
4189 IWL_DEBUG_TX_REPLY("%s ON i=%d idx=%d raw=%d\n",
4190 ack? "ACK":"NACK", i, (agg->start_idx + i) & 0xff,
4191 agg->start_idx + i);
4192 }
4193
4194 tx_status = &priv->txq[scd_flow].txb[agg->start_idx].status;
4195 tx_status->flags = IEEE80211_TX_STATUS_ACK;
4196 tx_status->flags |= IEEE80211_TX_STATUS_AMPDU;
4197 tx_status->ampdu_ack_map = successes;
4198 tx_status->ampdu_ack_len = agg->frame_count;
4199 iwl4965_hwrate_to_tx_control(priv, agg->rate_n_flags,
4200 &tx_status->control);
4201
4202 IWL_DEBUG_TX_REPLY("Bitmap %llx\n", (unsigned long long)bitmap);
4203
4204 return 0;
4205 }
4206
4207 /**
4208 * iwl4965_tx_queue_stop_scheduler - Stop queue, but keep configuration
4209 */
4210 static void iwl4965_tx_queue_stop_scheduler(struct iwl_priv *priv,
4211 u16 txq_id)
4212 {
4213 /* Simply stop the queue, but don't change any configuration;
4214 * the SCD_ACT_EN bit is the write-enable mask for the ACTIVE bit. */
4215 iwl_write_prph(priv,
4216 IWL49_SCD_QUEUE_STATUS_BITS(txq_id),
4217 (0 << SCD_QUEUE_STTS_REG_POS_ACTIVE)|
4218 (1 << SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN));
4219 }
4220
4221 /**
4222 * txq_id must be greater than IWL_BACK_QUEUE_FIRST_ID
4223 * priv->lock must be held by the caller
4224 */
4225 static int iwl4965_tx_queue_agg_disable(struct iwl_priv *priv, u16 txq_id,
4226 u16 ssn_idx, u8 tx_fifo)
4227 {
4228 int ret = 0;
4229
4230 if (IWL_BACK_QUEUE_FIRST_ID > txq_id) {
4231 IWL_WARNING("queue number too small: %d, must be > %d\n",
4232 txq_id, IWL_BACK_QUEUE_FIRST_ID);
4233 return -EINVAL;
4234 }
4235
4236 ret = iwl_grab_nic_access(priv);
4237 if (ret)
4238 return ret;
4239
4240 iwl4965_tx_queue_stop_scheduler(priv, txq_id);
4241
4242 iwl_clear_bits_prph(priv, IWL49_SCD_QUEUECHAIN_SEL, (1 << txq_id));
4243
4244 priv->txq[txq_id].q.read_ptr = (ssn_idx & 0xff);
4245 priv->txq[txq_id].q.write_ptr = (ssn_idx & 0xff);
4246 /* supposes that ssn_idx is valid (!= 0xFFF) */
4247 iwl4965_set_wr_ptrs(priv, txq_id, ssn_idx);
4248
4249 iwl_clear_bits_prph(priv, IWL49_SCD_INTERRUPT_MASK, (1 << txq_id));
4250 iwl4965_txq_ctx_deactivate(priv, txq_id);
4251 iwl4965_tx_queue_set_status(priv, &priv->txq[txq_id], tx_fifo, 0);
4252
4253 iwl_release_nic_access(priv);
4254
4255 return 0;
4256 }
4257
4258 int iwl4965_check_empty_hw_queue(struct iwl_priv *priv, int sta_id,
4259 u8 tid, int txq_id)
4260 {
4261 struct iwl4965_queue *q = &priv->txq[txq_id].q;
4262 u8 *addr = priv->stations[sta_id].sta.sta.addr;
4263 struct iwl4965_tid_data *tid_data = &priv->stations[sta_id].tid[tid];
4264
4265 switch (priv->stations[sta_id].tid[tid].agg.state) {
4266 case IWL_EMPTYING_HW_QUEUE_DELBA:
4267 /* We are reclaiming the last packet of the */
4268 /* aggregated HW queue */
4269 if (txq_id == tid_data->agg.txq_id &&
4270 q->read_ptr == q->write_ptr) {
4271 u16 ssn = SEQ_TO_SN(tid_data->seq_number);
4272 int tx_fifo = default_tid_to_tx_fifo[tid];
4273 IWL_DEBUG_HT("HW queue empty: continue DELBA flow\n");
4274 iwl4965_tx_queue_agg_disable(priv, txq_id,
4275 ssn, tx_fifo);
4276 tid_data->agg.state = IWL_AGG_OFF;
4277 ieee80211_stop_tx_ba_cb_irqsafe(priv->hw, addr, tid);
4278 }
4279 break;
4280 case IWL_EMPTYING_HW_QUEUE_ADDBA:
4281 /* We are reclaiming the last packet of the queue */
4282 if (tid_data->tfds_in_queue == 0) {
4283 IWL_DEBUG_HT("HW queue empty: continue ADDBA flow\n");
4284 tid_data->agg.state = IWL_AGG_ON;
4285 ieee80211_start_tx_ba_cb_irqsafe(priv->hw, addr, tid);
4286 }
4287 break;
4288 }
4289 return 0;
4290 }
4291
4292 /**
4293 * iwl4965_queue_dec_wrap - Decrement queue index, wrap back to end if needed
4294 * @index -- current index
4295 * @n_bd -- total number of entries in queue (s/b power of 2)
4296 */
4297 static inline int iwl4965_queue_dec_wrap(int index, int n_bd)
4298 {
4299 return (index == 0) ? n_bd - 1 : index - 1;
4300 }
4301
4302 /**
4303 * iwl4965_rx_reply_compressed_ba - Handler for REPLY_COMPRESSED_BA
4304 *
4305 * Handles block-acknowledge notification from device, which reports success
4306 * of frames sent via aggregation.
4307 */
4308 static void iwl4965_rx_reply_compressed_ba(struct iwl_priv *priv,
4309 struct iwl4965_rx_mem_buffer *rxb)
4310 {
4311 struct iwl4965_rx_packet *pkt = (void *)rxb->skb->data;
4312 struct iwl4965_compressed_ba_resp *ba_resp = &pkt->u.compressed_ba;
4313 int index;
4314 struct iwl4965_tx_queue *txq = NULL;
4315 struct iwl4965_ht_agg *agg;
4316 DECLARE_MAC_BUF(mac);
4317
4318 /* "flow" corresponds to Tx queue */
4319 u16 scd_flow = le16_to_cpu(ba_resp->scd_flow);
4320
4321 /* "ssn" is start of block-ack Tx window, corresponds to index
4322 * (in Tx queue's circular buffer) of first TFD/frame in window */
4323 u16 ba_resp_scd_ssn = le16_to_cpu(ba_resp->scd_ssn);
4324
4325 if (scd_flow >= ARRAY_SIZE(priv->txq)) {
4326 IWL_ERROR("BUG_ON scd_flow is bigger than number of queues");
4327 return;
4328 }
4329
4330 txq = &priv->txq[scd_flow];
4331 agg = &priv->stations[ba_resp->sta_id].tid[ba_resp->tid].agg;
4332
4333 /* Find index just before block-ack window */
4334 index = iwl4965_queue_dec_wrap(ba_resp_scd_ssn & 0xff, txq->q.n_bd);
4335
4336 /* TODO: Need to get this copy more safely - now good for debug */
4337
4338 IWL_DEBUG_TX_REPLY("REPLY_COMPRESSED_BA [%d]Received from %s, "
4339 "sta_id = %d\n",
4340 agg->wait_for_ba,
4341 print_mac(mac, (u8*) &ba_resp->sta_addr_lo32),
4342 ba_resp->sta_id);
4343 IWL_DEBUG_TX_REPLY("TID = %d, SeqCtl = %d, bitmap = 0x%llx, scd_flow = "
4344 "%d, scd_ssn = %d\n",
4345 ba_resp->tid,
4346 ba_resp->seq_ctl,
4347 (unsigned long long)le64_to_cpu(ba_resp->bitmap),
4348 ba_resp->scd_flow,
4349 ba_resp->scd_ssn);
4350 IWL_DEBUG_TX_REPLY("DAT start_idx = %d, bitmap = 0x%llx \n",
4351 agg->start_idx,
4352 (unsigned long long)agg->bitmap);
4353
4354 /* Update driver's record of ACK vs. not for each frame in window */
4355 iwl4965_tx_status_reply_compressed_ba(priv, agg, ba_resp);
4356
4357 /* Release all TFDs before the SSN, i.e. all TFDs in front of
4358 * block-ack window (we assume that they've been successfully
4359 * transmitted ... if not, it's too late anyway). */
4360 if (txq->q.read_ptr != (ba_resp_scd_ssn & 0xff)) {
4361 int freed = iwl4965_tx_queue_reclaim(priv, scd_flow, index);
4362 priv->stations[ba_resp->sta_id].
4363 tid[ba_resp->tid].tfds_in_queue -= freed;
4364 if (iwl4965_queue_space(&txq->q) > txq->q.low_mark &&
4365 priv->mac80211_registered &&
4366 agg->state != IWL_EMPTYING_HW_QUEUE_DELBA)
4367 ieee80211_wake_queue(priv->hw, scd_flow);
4368 iwl4965_check_empty_hw_queue(priv, ba_resp->sta_id,
4369 ba_resp->tid, scd_flow);
4370 }
4371 }
4372
4373 /**
4374 * iwl4965_tx_queue_set_q2ratid - Map unique receiver/tid combination to a queue
4375 */
4376 static int iwl4965_tx_queue_set_q2ratid(struct iwl_priv *priv, u16 ra_tid,
4377 u16 txq_id)
4378 {
4379 u32 tbl_dw_addr;
4380 u32 tbl_dw;
4381 u16 scd_q2ratid;
4382
4383 scd_q2ratid = ra_tid & SCD_QUEUE_RA_TID_MAP_RATID_MSK;
4384
4385 tbl_dw_addr = priv->scd_base_addr +
4386 SCD_TRANSLATE_TBL_OFFSET_QUEUE(txq_id);
4387
4388 tbl_dw = iwl_read_targ_mem(priv, tbl_dw_addr);
4389
4390 if (txq_id & 0x1)
4391 tbl_dw = (scd_q2ratid << 16) | (tbl_dw & 0x0000FFFF);
4392 else
4393 tbl_dw = scd_q2ratid | (tbl_dw & 0xFFFF0000);
4394
4395 iwl_write_targ_mem(priv, tbl_dw_addr, tbl_dw);
4396
4397 return 0;
4398 }
4399
4400
4401 /**
4402 * iwl4965_tx_queue_agg_enable - Set up & enable aggregation for selected queue
4403 *
4404 * NOTE: txq_id must be greater than IWL_BACK_QUEUE_FIRST_ID,
4405 * i.e. it must be one of the higher queues used for aggregation
4406 */
4407 static int iwl4965_tx_queue_agg_enable(struct iwl_priv *priv, int txq_id,
4408 int tx_fifo, int sta_id, int tid,
4409 u16 ssn_idx)
4410 {
4411 unsigned long flags;
4412 int rc;
4413 u16 ra_tid;
4414
4415 if (IWL_BACK_QUEUE_FIRST_ID > txq_id)
4416 IWL_WARNING("queue number too small: %d, must be > %d\n",
4417 txq_id, IWL_BACK_QUEUE_FIRST_ID);
4418
4419 ra_tid = BUILD_RAxTID(sta_id, tid);
4420
4421 /* Modify device's station table to Tx this TID */
4422 iwl4965_sta_modify_enable_tid_tx(priv, sta_id, tid);
4423
4424 spin_lock_irqsave(&priv->lock, flags);
4425 rc = iwl_grab_nic_access(priv);
4426 if (rc) {
4427 spin_unlock_irqrestore(&priv->lock, flags);
4428 return rc;
4429 }
4430
4431 /* Stop this Tx queue before configuring it */
4432 iwl4965_tx_queue_stop_scheduler(priv, txq_id);
4433
4434 /* Map receiver-address / traffic-ID to this queue */
4435 iwl4965_tx_queue_set_q2ratid(priv, ra_tid, txq_id);
4436
4437 /* Set this queue as a chain-building queue */
4438 iwl_set_bits_prph(priv, IWL49_SCD_QUEUECHAIN_SEL, (1 << txq_id));
4439
4440 /* Place first TFD at index corresponding to start sequence number.
4441 * Assumes that ssn_idx is valid (!= 0xFFF) */
4442 priv->txq[txq_id].q.read_ptr = (ssn_idx & 0xff);
4443 priv->txq[txq_id].q.write_ptr = (ssn_idx & 0xff);
4444 iwl4965_set_wr_ptrs(priv, txq_id, ssn_idx);
4445
4446 /* Set up Tx window size and frame limit for this queue */
4447 iwl_write_targ_mem(priv,
4448 priv->scd_base_addr + SCD_CONTEXT_QUEUE_OFFSET(txq_id),
4449 (SCD_WIN_SIZE << SCD_QUEUE_CTX_REG1_WIN_SIZE_POS) &
4450 SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK);
4451
4452 iwl_write_targ_mem(priv, priv->scd_base_addr +
4453 SCD_CONTEXT_QUEUE_OFFSET(txq_id) + sizeof(u32),
4454 (SCD_FRAME_LIMIT << SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS)
4455 & SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK);
4456
4457 iwl_set_bits_prph(priv, IWL49_SCD_INTERRUPT_MASK, (1 << txq_id));
4458
4459 /* Set up Status area in SRAM, map to Tx DMA/FIFO, activate the queue */
4460 iwl4965_tx_queue_set_status(priv, &priv->txq[txq_id], tx_fifo, 1);
4461
4462 iwl_release_nic_access(priv);
4463 spin_unlock_irqrestore(&priv->lock, flags);
4464
4465 return 0;
4466 }
4467
4468 #endif /* CONFIG_IWL4965_HT */
4469
4470 /**
4471 * iwl4965_add_station - Initialize a station's hardware rate table
4472 *
4473 * The uCode's station table contains a table of fallback rates
4474 * for automatic fallback during transmission.
4475 *
4476 * NOTE: This sets up a default set of values. These will be replaced later
4477 * if the driver's iwl-4965-rs rate scaling algorithm is used, instead of
4478 * rc80211_simple.
4479 *
4480 * NOTE: Run REPLY_ADD_STA command to set up station table entry, before
4481 * calling this function (which runs REPLY_TX_LINK_QUALITY_CMD,
4482 * which requires station table entry to exist).
4483 */
4484 void iwl4965_add_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
4485 {
4486 int i, r;
4487 struct iwl_link_quality_cmd link_cmd = {
4488 .reserved1 = 0,
4489 };
4490 u16 rate_flags;
4491
4492 /* Set up the rate scaling to start at selected rate, fall back
4493 * all the way down to 1M in IEEE order, and then spin on 1M */
4494 if (is_ap)
4495 r = IWL_RATE_54M_INDEX;
4496 else if (priv->band == IEEE80211_BAND_5GHZ)
4497 r = IWL_RATE_6M_INDEX;
4498 else
4499 r = IWL_RATE_1M_INDEX;
4500
4501 for (i = 0; i < LINK_QUAL_MAX_RETRY_NUM; i++) {
4502 rate_flags = 0;
4503 if (r >= IWL_FIRST_CCK_RATE && r <= IWL_LAST_CCK_RATE)
4504 rate_flags |= RATE_MCS_CCK_MSK;
4505
4506 /* Use Tx antenna B only */
4507 rate_flags |= RATE_MCS_ANT_B_MSK;
4508 rate_flags &= ~RATE_MCS_ANT_A_MSK;
4509
4510 link_cmd.rs_table[i].rate_n_flags =
4511 iwl4965_hw_set_rate_n_flags(iwl4965_rates[r].plcp, rate_flags);
4512 r = iwl4965_get_prev_ieee_rate(r);
4513 }
4514
4515 link_cmd.general_params.single_stream_ant_msk = 2;
4516 link_cmd.general_params.dual_stream_ant_msk = 3;
4517 link_cmd.agg_params.agg_dis_start_th = 3;
4518 link_cmd.agg_params.agg_time_limit = cpu_to_le16(4000);
4519
4520 /* Update the rate scaling for control frame Tx to AP */
4521 link_cmd.sta_id = is_ap ? IWL_AP_ID : priv->hw_params.bcast_sta_id;
4522
4523 iwl_send_cmd_pdu_async(priv, REPLY_TX_LINK_QUALITY_CMD,
4524 sizeof(link_cmd), &link_cmd, NULL);
4525 }
4526
4527 #ifdef CONFIG_IWL4965_HT
4528
4529 static u8 iwl4965_is_channel_extension(struct iwl_priv *priv,
4530 enum ieee80211_band band,
4531 u16 channel, u8 extension_chan_offset)
4532 {
4533 const struct iwl_channel_info *ch_info;
4534
4535 ch_info = iwl_get_channel_info(priv, band, channel);
4536 if (!is_channel_valid(ch_info))
4537 return 0;
4538
4539 if (extension_chan_offset == IWL_EXT_CHANNEL_OFFSET_NONE)
4540 return 0;
4541
4542 if ((ch_info->fat_extension_channel == extension_chan_offset) ||
4543 (ch_info->fat_extension_channel == HT_IE_EXT_CHANNEL_MAX))
4544 return 1;
4545
4546 return 0;
4547 }
4548
4549 static u8 iwl4965_is_fat_tx_allowed(struct iwl_priv *priv,
4550 struct ieee80211_ht_info *sta_ht_inf)
4551 {
4552 struct iwl_ht_info *iwl_ht_conf = &priv->current_ht_config;
4553
4554 if ((!iwl_ht_conf->is_ht) ||
4555 (iwl_ht_conf->supported_chan_width != IWL_CHANNEL_WIDTH_40MHZ) ||
4556 (iwl_ht_conf->extension_chan_offset == IWL_EXT_CHANNEL_OFFSET_NONE))
4557 return 0;
4558
4559 if (sta_ht_inf) {
4560 if ((!sta_ht_inf->ht_supported) ||
4561 (!(sta_ht_inf->cap & IEEE80211_HT_CAP_SUP_WIDTH)))
4562 return 0;
4563 }
4564
4565 return (iwl4965_is_channel_extension(priv, priv->band,
4566 iwl_ht_conf->control_channel,
4567 iwl_ht_conf->extension_chan_offset));
4568 }
4569
4570 void iwl4965_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_info *ht_info)
4571 {
4572 struct iwl4965_rxon_cmd *rxon = &priv->staging_rxon;
4573 u32 val;
4574
4575 if (!ht_info->is_ht)
4576 return;
4577
4578 /* Set up channel bandwidth: 20 MHz only, or 20/40 mixed if fat ok */
4579 if (iwl4965_is_fat_tx_allowed(priv, NULL))
4580 rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED_MSK;
4581 else
4582 rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK |
4583 RXON_FLG_CHANNEL_MODE_PURE_40_MSK);
4584
4585 if (le16_to_cpu(rxon->channel) != ht_info->control_channel) {
4586 IWL_DEBUG_ASSOC("control diff than current %d %d\n",
4587 le16_to_cpu(rxon->channel),
4588 ht_info->control_channel);
4589 rxon->channel = cpu_to_le16(ht_info->control_channel);
4590 return;
4591 }
4592
4593 /* Note: control channel is opposite of extension channel */
4594 switch (ht_info->extension_chan_offset) {
4595 case IWL_EXT_CHANNEL_OFFSET_ABOVE:
4596 rxon->flags &= ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
4597 break;
4598 case IWL_EXT_CHANNEL_OFFSET_BELOW:
4599 rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
4600 break;
4601 case IWL_EXT_CHANNEL_OFFSET_NONE:
4602 default:
4603 rxon->flags &= ~RXON_FLG_CHANNEL_MODE_MIXED_MSK;
4604 break;
4605 }
4606
4607 val = ht_info->ht_protection;
4608
4609 rxon->flags |= cpu_to_le32(val << RXON_FLG_HT_OPERATING_MODE_POS);
4610
4611 iwl4965_set_rxon_chain(priv);
4612
4613 IWL_DEBUG_ASSOC("supported HT rate 0x%X %X "
4614 "rxon flags 0x%X operation mode :0x%X "
4615 "extension channel offset 0x%x "
4616 "control chan %d\n",
4617 ht_info->supp_mcs_set[0], ht_info->supp_mcs_set[1],
4618 le32_to_cpu(rxon->flags), ht_info->ht_protection,
4619 ht_info->extension_chan_offset,
4620 ht_info->control_channel);
4621 return;
4622 }
4623
4624 void iwl4965_set_ht_add_station(struct iwl_priv *priv, u8 index,
4625 struct ieee80211_ht_info *sta_ht_inf)
4626 {
4627 __le32 sta_flags;
4628 u8 mimo_ps_mode;
4629
4630 if (!sta_ht_inf || !sta_ht_inf->ht_supported)
4631 goto done;
4632
4633 mimo_ps_mode = (sta_ht_inf->cap & IEEE80211_HT_CAP_MIMO_PS) >> 2;
4634
4635 sta_flags = priv->stations[index].sta.station_flags;
4636
4637 sta_flags &= ~(STA_FLG_RTS_MIMO_PROT_MSK | STA_FLG_MIMO_DIS_MSK);
4638
4639 switch (mimo_ps_mode) {
4640 case WLAN_HT_CAP_MIMO_PS_STATIC:
4641 sta_flags |= STA_FLG_MIMO_DIS_MSK;
4642 break;
4643 case WLAN_HT_CAP_MIMO_PS_DYNAMIC:
4644 sta_flags |= STA_FLG_RTS_MIMO_PROT_MSK;
4645 break;
4646 case WLAN_HT_CAP_MIMO_PS_DISABLED:
4647 break;
4648 default:
4649 IWL_WARNING("Invalid MIMO PS mode %d", mimo_ps_mode);
4650 break;
4651 }
4652
4653 sta_flags |= cpu_to_le32(
4654 (u32)sta_ht_inf->ampdu_factor << STA_FLG_MAX_AGG_SIZE_POS);
4655
4656 sta_flags |= cpu_to_le32(
4657 (u32)sta_ht_inf->ampdu_density << STA_FLG_AGG_MPDU_DENSITY_POS);
4658
4659 if (iwl4965_is_fat_tx_allowed(priv, sta_ht_inf))
4660 sta_flags |= STA_FLG_FAT_EN_MSK;
4661 else
4662 sta_flags &= ~STA_FLG_FAT_EN_MSK;
4663
4664 priv->stations[index].sta.station_flags = sta_flags;
4665 done:
4666 return;
4667 }
4668
4669 static void iwl4965_sta_modify_add_ba_tid(struct iwl_priv *priv,
4670 int sta_id, int tid, u16 ssn)
4671 {
4672 unsigned long flags;
4673
4674 spin_lock_irqsave(&priv->sta_lock, flags);
4675 priv->stations[sta_id].sta.station_flags_msk = 0;
4676 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_ADDBA_TID_MSK;
4677 priv->stations[sta_id].sta.add_immediate_ba_tid = (u8)tid;
4678 priv->stations[sta_id].sta.add_immediate_ba_ssn = cpu_to_le16(ssn);
4679 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
4680 spin_unlock_irqrestore(&priv->sta_lock, flags);
4681
4682 iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
4683 }
4684
4685 static void iwl4965_sta_modify_del_ba_tid(struct iwl_priv *priv,
4686 int sta_id, int tid)
4687 {
4688 unsigned long flags;
4689
4690 spin_lock_irqsave(&priv->sta_lock, flags);
4691 priv->stations[sta_id].sta.station_flags_msk = 0;
4692 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_DELBA_TID_MSK;
4693 priv->stations[sta_id].sta.remove_immediate_ba_tid = (u8)tid;
4694 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
4695 spin_unlock_irqrestore(&priv->sta_lock, flags);
4696
4697 iwl4965_send_add_station(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
4698 }
4699
4700 /*
4701 * Find first available (lowest unused) Tx Queue, mark it "active".
4702 * Called only when finding queue for aggregation.
4703 * Should never return anything < 7, because they should already
4704 * be in use as EDCA AC (0-3), Command (4), HCCA (5, 6).
4705 */
4706 static int iwl4965_txq_ctx_activate_free(struct iwl_priv *priv)
4707 {
4708 int txq_id;
4709
4710 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++)
4711 if (!test_and_set_bit(txq_id, &priv->txq_ctx_active_msk))
4712 return txq_id;
4713 return -1;
4714 }
4715
4716 static int iwl4965_mac_ht_tx_agg_start(struct ieee80211_hw *hw, const u8 *da,
4717 u16 tid, u16 *start_seq_num)
4718 {
4719 struct iwl_priv *priv = hw->priv;
4720 int sta_id;
4721 int tx_fifo;
4722 int txq_id;
4723 int ssn = -1;
4724 int ret = 0;
4725 unsigned long flags;
4726 struct iwl4965_tid_data *tid_data;
4727 DECLARE_MAC_BUF(mac);
4728
4729 if (likely(tid < ARRAY_SIZE(default_tid_to_tx_fifo)))
4730 tx_fifo = default_tid_to_tx_fifo[tid];
4731 else
4732 return -EINVAL;
4733
4734 IWL_WARNING("%s on da = %s tid = %d\n",
4735 __func__, print_mac(mac, da), tid);
4736
4737 sta_id = iwl4965_hw_find_station(priv, da);
4738 if (sta_id == IWL_INVALID_STATION)
4739 return -ENXIO;
4740
4741 if (priv->stations[sta_id].tid[tid].agg.state != IWL_AGG_OFF) {
4742 IWL_ERROR("Start AGG when state is not IWL_AGG_OFF !\n");
4743 return -ENXIO;
4744 }
4745
4746 txq_id = iwl4965_txq_ctx_activate_free(priv);
4747 if (txq_id == -1)
4748 return -ENXIO;
4749
4750 spin_lock_irqsave(&priv->sta_lock, flags);
4751 tid_data = &priv->stations[sta_id].tid[tid];
4752 ssn = SEQ_TO_SN(tid_data->seq_number);
4753 tid_data->agg.txq_id = txq_id;
4754 spin_unlock_irqrestore(&priv->sta_lock, flags);
4755
4756 *start_seq_num = ssn;
4757 ret = iwl4965_tx_queue_agg_enable(priv, txq_id, tx_fifo,
4758 sta_id, tid, ssn);
4759 if (ret)
4760 return ret;
4761
4762 ret = 0;
4763 if (tid_data->tfds_in_queue == 0) {
4764 printk(KERN_ERR "HW queue is empty\n");
4765 tid_data->agg.state = IWL_AGG_ON;
4766 ieee80211_start_tx_ba_cb_irqsafe(hw, da, tid);
4767 } else {
4768 IWL_DEBUG_HT("HW queue is NOT empty: %d packets in HW queue\n",
4769 tid_data->tfds_in_queue);
4770 tid_data->agg.state = IWL_EMPTYING_HW_QUEUE_ADDBA;
4771 }
4772 return ret;
4773 }
4774
4775 static int iwl4965_mac_ht_tx_agg_stop(struct ieee80211_hw *hw, const u8 *da,
4776 u16 tid)
4777 {
4778
4779 struct iwl_priv *priv = hw->priv;
4780 int tx_fifo_id, txq_id, sta_id, ssn = -1;
4781 struct iwl4965_tid_data *tid_data;
4782 int ret, write_ptr, read_ptr;
4783 unsigned long flags;
4784 DECLARE_MAC_BUF(mac);
4785
4786 if (!da) {
4787 IWL_ERROR("da = NULL\n");
4788 return -EINVAL;
4789 }
4790
4791 if (likely(tid < ARRAY_SIZE(default_tid_to_tx_fifo)))
4792 tx_fifo_id = default_tid_to_tx_fifo[tid];
4793 else
4794 return -EINVAL;
4795
4796 sta_id = iwl4965_hw_find_station(priv, da);
4797
4798 if (sta_id == IWL_INVALID_STATION)
4799 return -ENXIO;
4800
4801 if (priv->stations[sta_id].tid[tid].agg.state != IWL_AGG_ON)
4802 IWL_WARNING("Stopping AGG while state not IWL_AGG_ON\n");
4803
4804 tid_data = &priv->stations[sta_id].tid[tid];
4805 ssn = (tid_data->seq_number & IEEE80211_SCTL_SEQ) >> 4;
4806 txq_id = tid_data->agg.txq_id;
4807 write_ptr = priv->txq[txq_id].q.write_ptr;
4808 read_ptr = priv->txq[txq_id].q.read_ptr;
4809
4810 /* The queue is not empty */
4811 if (write_ptr != read_ptr) {
4812 IWL_DEBUG_HT("Stopping a non empty AGG HW QUEUE\n");
4813 priv->stations[sta_id].tid[tid].agg.state =
4814 IWL_EMPTYING_HW_QUEUE_DELBA;
4815 return 0;
4816 }
4817
4818 IWL_DEBUG_HT("HW queue empty\n");;
4819 priv->stations[sta_id].tid[tid].agg.state = IWL_AGG_OFF;
4820
4821 spin_lock_irqsave(&priv->lock, flags);
4822 ret = iwl4965_tx_queue_agg_disable(priv, txq_id, ssn, tx_fifo_id);
4823 spin_unlock_irqrestore(&priv->lock, flags);
4824
4825 if (ret)
4826 return ret;
4827
4828 ieee80211_stop_tx_ba_cb_irqsafe(priv->hw, da, tid);
4829
4830 IWL_DEBUG_INFO("iwl4965_mac_ht_tx_agg_stop on da=%s tid=%d\n",
4831 print_mac(mac, da), tid);
4832
4833 return 0;
4834 }
4835
4836 int iwl4965_mac_ampdu_action(struct ieee80211_hw *hw,
4837 enum ieee80211_ampdu_mlme_action action,
4838 const u8 *addr, u16 tid, u16 *ssn)
4839 {
4840 struct iwl_priv *priv = hw->priv;
4841 int sta_id;
4842 DECLARE_MAC_BUF(mac);
4843
4844 IWL_DEBUG_HT("A-MPDU action on da=%s tid=%d ",
4845 print_mac(mac, addr), tid);
4846 sta_id = iwl4965_hw_find_station(priv, addr);
4847 switch (action) {
4848 case IEEE80211_AMPDU_RX_START:
4849 IWL_DEBUG_HT("start Rx\n");
4850 iwl4965_sta_modify_add_ba_tid(priv, sta_id, tid, *ssn);
4851 break;
4852 case IEEE80211_AMPDU_RX_STOP:
4853 IWL_DEBUG_HT("stop Rx\n");
4854 iwl4965_sta_modify_del_ba_tid(priv, sta_id, tid);
4855 break;
4856 case IEEE80211_AMPDU_TX_START:
4857 IWL_DEBUG_HT("start Tx\n");
4858 return iwl4965_mac_ht_tx_agg_start(hw, addr, tid, ssn);
4859 case IEEE80211_AMPDU_TX_STOP:
4860 IWL_DEBUG_HT("stop Tx\n");
4861 return iwl4965_mac_ht_tx_agg_stop(hw, addr, tid);
4862 default:
4863 IWL_DEBUG_HT("unknown\n");
4864 return -EINVAL;
4865 break;
4866 }
4867 return 0;
4868 }
4869
4870 #endif /* CONFIG_IWL4965_HT */
4871
4872 /* Set up 4965-specific Rx frame reply handlers */
4873 void iwl4965_hw_rx_handler_setup(struct iwl_priv *priv)
4874 {
4875 /* Legacy Rx frames */
4876 priv->rx_handlers[REPLY_RX] = iwl4965_rx_reply_rx;
4877
4878 /* High-throughput (HT) Rx frames */
4879 priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl4965_rx_reply_rx_phy;
4880 priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl4965_rx_reply_rx;
4881
4882 priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
4883 iwl4965_rx_missed_beacon_notif;
4884
4885 #ifdef CONFIG_IWL4965_HT
4886 priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl4965_rx_reply_compressed_ba;
4887 #endif /* CONFIG_IWL4965_HT */
4888 }
4889
4890 void iwl4965_hw_setup_deferred_work(struct iwl_priv *priv)
4891 {
4892 INIT_WORK(&priv->txpower_work, iwl4965_bg_txpower_work);
4893 #ifdef CONFIG_IWL4965_SENSITIVITY
4894 INIT_WORK(&priv->sensitivity_work, iwl4965_bg_sensitivity_work);
4895 #endif
4896 init_timer(&priv->statistics_periodic);
4897 priv->statistics_periodic.data = (unsigned long)priv;
4898 priv->statistics_periodic.function = iwl4965_bg_statistics_periodic;
4899 }
4900
4901 void iwl4965_hw_cancel_deferred_work(struct iwl_priv *priv)
4902 {
4903 del_timer_sync(&priv->statistics_periodic);
4904
4905 cancel_delayed_work(&priv->init_alive_start);
4906 }
4907
4908
4909 static struct iwl_hcmd_ops iwl4965_hcmd = {
4910 };
4911
4912 static struct iwl_hcmd_utils_ops iwl4965_hcmd_utils = {
4913 .enqueue_hcmd = iwl4965_enqueue_hcmd,
4914 };
4915
4916 static struct iwl_lib_ops iwl4965_lib = {
4917 .init_drv = iwl4965_init_drv,
4918 .set_hw_params = iwl4965_hw_set_hw_params,
4919 .txq_update_byte_cnt_tbl = iwl4965_txq_update_byte_cnt_tbl,
4920 .hw_nic_init = iwl4965_hw_nic_init,
4921 .is_valid_rtc_data_addr = iwl4965_hw_valid_rtc_data_addr,
4922 .alive_notify = iwl4965_alive_notify,
4923 .load_ucode = iwl4965_load_bsm,
4924 .eeprom_ops = {
4925 .verify_signature = iwlcore_eeprom_verify_signature,
4926 .acquire_semaphore = iwlcore_eeprom_acquire_semaphore,
4927 .release_semaphore = iwlcore_eeprom_release_semaphore,
4928 },
4929 .radio_kill_sw = iwl4965_radio_kill_sw,
4930 };
4931
4932 static struct iwl_ops iwl4965_ops = {
4933 .lib = &iwl4965_lib,
4934 .hcmd = &iwl4965_hcmd,
4935 .utils = &iwl4965_hcmd_utils,
4936 };
4937
4938 struct iwl_cfg iwl4965_agn_cfg = {
4939 .name = "4965AGN",
4940 .fw_name = "iwlwifi-4965" IWL4965_UCODE_API ".ucode",
4941 .sku = IWL_SKU_A|IWL_SKU_G|IWL_SKU_N,
4942 .ops = &iwl4965_ops,
4943 .mod_params = &iwl4965_mod_params,
4944 };
4945
4946 module_param_named(antenna, iwl4965_mod_params.antenna, int, 0444);
4947 MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
4948 module_param_named(disable, iwl4965_mod_params.disable, int, 0444);
4949 MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])");
4950 module_param_named(hwcrypto, iwl4965_mod_params.hw_crypto, int, 0444);
4951 MODULE_PARM_DESC(hwcrypto,
4952 "using hardware crypto engine (default 0 [software])\n");
4953 module_param_named(debug, iwl4965_mod_params.debug, int, 0444);
4954 MODULE_PARM_DESC(debug, "debug output mask");
4955 module_param_named(
4956 disable_hw_scan, iwl4965_mod_params.disable_hw_scan, int, 0444);
4957 MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
4958
4959 module_param_named(queues_num, iwl4965_mod_params.num_of_queues, int, 0444);
4960 MODULE_PARM_DESC(queues_num, "number of hw queues.");
4961
4962 /* QoS */
4963 module_param_named(qos_enable, iwl4965_mod_params.enable_qos, int, 0444);
4964 MODULE_PARM_DESC(qos_enable, "enable all QoS functionality");
4965 module_param_named(amsdu_size_8K, iwl4965_mod_params.amsdu_size_8K, int, 0444);
4966 MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
4967
Linux with added FPC-III support