treewide: remove redundant IS_ERR() before error code check
[linux/fpc-iii.git] / Documentation / devicetree / bindings / mmc / renesas,sdhi.txt
blobe6cc47844207049b26f414ef0c12d954b45bea02
1 * Renesas SDHI SD/MMC controller
3 Required properties:
4 - compatible: should contain one or more of the following:
5                 "renesas,sdhi-sh73a0" - SDHI IP on SH73A0 SoC
6                 "renesas,sdhi-r7s72100" - SDHI IP on R7S72100 SoC
7                 "renesas,sdhi-r7s9210" - SDHI IP on R7S9210 SoC
8                 "renesas,sdhi-r8a73a4" - SDHI IP on R8A73A4 SoC
9                 "renesas,sdhi-r8a7740" - SDHI IP on R8A7740 SoC
10                 "renesas,sdhi-r8a7743" - SDHI IP on R8A7743 SoC
11                 "renesas,sdhi-r8a7744" - SDHI IP on R8A7744 SoC
12                 "renesas,sdhi-r8a7745" - SDHI IP on R8A7745 SoC
13                 "renesas,sdhi-r8a774a1" - SDHI IP on R8A774A1 SoC
14                 "renesas,sdhi-r8a774b1" - SDHI IP on R8A774B1 SoC
15                 "renesas,sdhi-r8a774c0" - SDHI IP on R8A774C0 SoC
16                 "renesas,sdhi-r8a77470" - SDHI IP on R8A77470 SoC
17                 "renesas,sdhi-mmc-r8a77470" - SDHI/MMC IP on R8A77470 SoC
18                 "renesas,sdhi-r8a7778" - SDHI IP on R8A7778 SoC
19                 "renesas,sdhi-r8a7779" - SDHI IP on R8A7779 SoC
20                 "renesas,sdhi-r8a7790" - SDHI IP on R8A7790 SoC
21                 "renesas,sdhi-r8a7791" - SDHI IP on R8A7791 SoC
22                 "renesas,sdhi-r8a7792" - SDHI IP on R8A7792 SoC
23                 "renesas,sdhi-r8a7793" - SDHI IP on R8A7793 SoC
24                 "renesas,sdhi-r8a7794" - SDHI IP on R8A7794 SoC
25                 "renesas,sdhi-r8a7795" - SDHI IP on R8A7795 SoC
26                 "renesas,sdhi-r8a7796" - SDHI IP on R8A77960 SoC
27                 "renesas,sdhi-r8a77961" - SDHI IP on R8A77961 SoC
28                 "renesas,sdhi-r8a77965" - SDHI IP on R8A77965 SoC
29                 "renesas,sdhi-r8a77970" - SDHI IP on R8A77970 SoC
30                 "renesas,sdhi-r8a77980" - SDHI IP on R8A77980 SoC
31                 "renesas,sdhi-r8a77990" - SDHI IP on R8A77990 SoC
32                 "renesas,sdhi-r8a77995" - SDHI IP on R8A77995 SoC
33                 "renesas,sdhi-shmobile" - a generic sh-mobile SDHI controller
34                 "renesas,rcar-gen1-sdhi" - a generic R-Car Gen1 SDHI controller
35                 "renesas,rcar-gen2-sdhi" - a generic R-Car Gen2 and RZ/G1 SDHI
36                                            (not SDHI/MMC) controller
37                 "renesas,rcar-gen3-sdhi" - a generic R-Car Gen3 or RZ/G2
38                                            SDHI controller
41                 When compatible with the generic version, nodes must list
42                 the SoC-specific version corresponding to the platform
43                 first followed by the generic version.
45 - clocks: Most controllers only have 1 clock source per channel. However, on
46           some variations of this controller, the internal card detection
47           logic that exists in this controller is sectioned off to be run by a
48           separate second clock source to allow the main core clock to be turned
49           off to save power.
50           If 2 clocks are specified by the hardware, you must name them as
51           "core" and "cd". If the controller only has 1 clock, naming is not
52           required.
53           Devices which have more than 1 clock are listed below:
54           2: R7S72100, R7S9210
56 Optional properties:
57 - pinctrl-names: should be "default", "state_uhs"
58 - pinctrl-0: should contain default/high speed pin ctrl
59 - pinctrl-1: should contain uhs mode pin ctrl
61 Example: R8A7790 (R-Car H2) SDHI controller nodes
63         sdhi0: sd@ee100000 {
64                 compatible = "renesas,sdhi-r8a7790", "renesas,rcar-gen2-sdhi";
65                 reg = <0 0xee100000 0 0x328>;
66                 interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
67                 clocks = <&cpg CPG_MOD 314>;
68                 dmas = <&dmac0 0xcd>, <&dmac0 0xce>,
69                        <&dmac1 0xcd>, <&dmac1 0xce>;
70                 dma-names = "tx", "rx", "tx", "rx";
71                 max-frequency = <195000000>;
72                 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
73                 resets = <&cpg 314>;
74         };
76         sdhi1: sd@ee120000 {
77                 compatible = "renesas,sdhi-r8a7790", "renesas,rcar-gen2-sdhi";
78                 reg = <0 0xee120000 0 0x328>;
79                 interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
80                 clocks = <&cpg CPG_MOD 313>;
81                 dmas = <&dmac0 0xc9>, <&dmac0 0xca>,
82                        <&dmac1 0xc9>, <&dmac1 0xca>;
83                 dma-names = "tx", "rx", "tx", "rx";
84                 max-frequency = <195000000>;
85                 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
86                 resets = <&cpg 313>;
87         };
89         sdhi2: sd@ee140000 {
90                 compatible = "renesas,sdhi-r8a7790", "renesas,rcar-gen2-sdhi";
91                 reg = <0 0xee140000 0 0x100>;
92                 interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
93                 clocks = <&cpg CPG_MOD 312>;
94                 dmas = <&dmac0 0xc1>, <&dmac0 0xc2>,
95                        <&dmac1 0xc1>, <&dmac1 0xc2>;
96                 dma-names = "tx", "rx", "tx", "rx";
97                 max-frequency = <97500000>;
98                 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
99                 resets = <&cpg 312>;
100         };
102         sdhi3: sd@ee160000 {
103                 compatible = "renesas,sdhi-r8a7790", "renesas,rcar-gen2-sdhi";
104                 reg = <0 0xee160000 0 0x100>;
105                 interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
106                 clocks = <&cpg CPG_MOD 311>;
107                 dmas = <&dmac0 0xd3>, <&dmac0 0xd4>,
108                        <&dmac1 0xd3>, <&dmac1 0xd4>;
109                 dma-names = "tx", "rx", "tx", "rx";
110                 max-frequency = <97500000>;
111                 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
112                 resets = <&cpg 311>;
113         };