1 MediaTek PWM controller
4 - compatible: should be "mediatek,<name>-pwm":
5 - "mediatek,mt2712-pwm": found on mt2712 SoC.
6 - "mediatek,mt7622-pwm": found on mt7622 SoC.
7 - "mediatek,mt7623-pwm": found on mt7623 SoC.
8 - "mediatek,mt7628-pwm": found on mt7628 SoC.
9 - "mediatek,mt7629-pwm": found on mt7629 SoC.
10 - "mediatek,mt8516-pwm": found on mt8516 SoC.
11 - reg: physical base address and length of the controller's registers.
12 - #pwm-cells: must be 2. See pwm.yaml in this directory for a description of
14 - clocks: phandle and clock specifier of the PWM reference clock.
15 - clock-names: must contain the following, except for MT7628 which
17 - "top": the top clock generator
18 - "main": clock used by the PWM core
19 - "pwm1-8": the eight per PWM clocks for mt2712
20 - "pwm1-6": the six per PWM clocks for mt7622
21 - "pwm1-5": the five per PWM clocks for mt7623
22 - pinctrl-names: Must contain a "default" entry.
23 - pinctrl-0: One property must exist for each entry in pinctrl-names.
24 See pinctrl/pinctrl-bindings.txt for details of the property values.
28 compatible = "mediatek,mt7623-pwm";
29 reg = <0 0x11006000 0 0x1000>;
31 clocks = <&topckgen CLK_TOP_PWM_SEL>,
32 <&pericfg CLK_PERI_PWM>,
33 <&pericfg CLK_PERI_PWM1>,
34 <&pericfg CLK_PERI_PWM2>,
35 <&pericfg CLK_PERI_PWM3>,
36 <&pericfg CLK_PERI_PWM4>,
37 <&pericfg CLK_PERI_PWM5>;
38 clock-names = "top", "main", "pwm1", "pwm2",
39 "pwm3", "pwm4", "pwm5";
40 pinctrl-names = "default";
41 pinctrl-0 = <&pwm0_pins>;