treewide: remove redundant IS_ERR() before error code check
[linux/fpc-iii.git] / arch / m68k / coldfire / timers.c
blob227aa5d1370968265c9f10b3ff3f982b6adae78d
1 // SPDX-License-Identifier: GPL-2.0
2 /***************************************************************************/
4 /*
5 * timers.c -- generic ColdFire hardware timer support.
7 * Copyright (C) 1999-2008, Greg Ungerer <gerg@snapgear.com>
8 */
10 /***************************************************************************/
12 #include <linux/kernel.h>
13 #include <linux/init.h>
14 #include <linux/sched.h>
15 #include <linux/interrupt.h>
16 #include <linux/irq.h>
17 #include <linux/profile.h>
18 #include <linux/clocksource.h>
19 #include <asm/io.h>
20 #include <asm/traps.h>
21 #include <asm/machdep.h>
22 #include <asm/coldfire.h>
23 #include <asm/mcftimer.h>
24 #include <asm/mcfsim.h>
26 /***************************************************************************/
29 * By default use timer1 as the system clock timer.
31 #define FREQ (MCF_BUSCLK / 16)
32 #define TA(a) (MCFTIMER_BASE1 + (a))
35 * These provide the underlying interrupt vector support.
36 * Unfortunately it is a little different on each ColdFire.
38 void coldfire_profile_init(void);
40 #if defined(CONFIG_M53xx) || defined(CONFIG_M5441x)
41 #define __raw_readtrr __raw_readl
42 #define __raw_writetrr __raw_writel
43 #else
44 #define __raw_readtrr __raw_readw
45 #define __raw_writetrr __raw_writew
46 #endif
48 static u32 mcftmr_cycles_per_jiffy;
49 static u32 mcftmr_cnt;
51 static irq_handler_t timer_interrupt;
53 /***************************************************************************/
55 static void init_timer_irq(void)
57 #ifdef MCFSIM_ICR_AUTOVEC
58 /* Timer1 is always used as system timer */
59 writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL6 | MCFSIM_ICR_PRI3,
60 MCFSIM_TIMER1ICR);
61 mcf_mapirq2imr(MCF_IRQ_TIMER, MCFINTC_TIMER1);
63 #ifdef CONFIG_HIGHPROFILE
64 /* Timer2 is to be used as a high speed profile timer */
65 writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL7 | MCFSIM_ICR_PRI3,
66 MCFSIM_TIMER2ICR);
67 mcf_mapirq2imr(MCF_IRQ_PROFILER, MCFINTC_TIMER2);
68 #endif
69 #endif /* MCFSIM_ICR_AUTOVEC */
72 /***************************************************************************/
74 static irqreturn_t mcftmr_tick(int irq, void *dummy)
76 /* Reset the ColdFire timer */
77 __raw_writeb(MCFTIMER_TER_CAP | MCFTIMER_TER_REF, TA(MCFTIMER_TER));
79 mcftmr_cnt += mcftmr_cycles_per_jiffy;
80 return timer_interrupt(irq, dummy);
83 /***************************************************************************/
85 static struct irqaction mcftmr_timer_irq = {
86 .name = "timer",
87 .flags = IRQF_TIMER,
88 .handler = mcftmr_tick,
91 /***************************************************************************/
93 static u64 mcftmr_read_clk(struct clocksource *cs)
95 unsigned long flags;
96 u32 cycles;
97 u16 tcn;
99 local_irq_save(flags);
100 tcn = __raw_readw(TA(MCFTIMER_TCN));
101 cycles = mcftmr_cnt;
102 local_irq_restore(flags);
104 return cycles + tcn;
107 /***************************************************************************/
109 static struct clocksource mcftmr_clk = {
110 .name = "tmr",
111 .rating = 250,
112 .read = mcftmr_read_clk,
113 .mask = CLOCKSOURCE_MASK(32),
114 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
117 /***************************************************************************/
119 void hw_timer_init(irq_handler_t handler)
121 __raw_writew(MCFTIMER_TMR_DISABLE, TA(MCFTIMER_TMR));
122 mcftmr_cycles_per_jiffy = FREQ / HZ;
124 * The coldfire timer runs from 0 to TRR included, then 0
125 * again and so on. It counts thus actually TRR + 1 steps
126 * for 1 tick, not TRR. So if you want n cycles,
127 * initialize TRR with n - 1.
129 __raw_writetrr(mcftmr_cycles_per_jiffy - 1, TA(MCFTIMER_TRR));
130 __raw_writew(MCFTIMER_TMR_ENORI | MCFTIMER_TMR_CLK16 |
131 MCFTIMER_TMR_RESTART | MCFTIMER_TMR_ENABLE, TA(MCFTIMER_TMR));
133 clocksource_register_hz(&mcftmr_clk, FREQ);
135 timer_interrupt = handler;
136 init_timer_irq();
137 setup_irq(MCF_IRQ_TIMER, &mcftmr_timer_irq);
139 #ifdef CONFIG_HIGHPROFILE
140 coldfire_profile_init();
141 #endif
144 /***************************************************************************/
145 #ifdef CONFIG_HIGHPROFILE
146 /***************************************************************************/
149 * By default use timer2 as the profiler clock timer.
151 #define PA(a) (MCFTIMER_BASE2 + (a))
154 * Choose a reasonably fast profile timer. Make it an odd value to
155 * try and get good coverage of kernel operations.
157 #define PROFILEHZ 1013
160 * Use the other timer to provide high accuracy profiling info.
162 irqreturn_t coldfire_profile_tick(int irq, void *dummy)
164 /* Reset ColdFire timer2 */
165 __raw_writeb(MCFTIMER_TER_CAP | MCFTIMER_TER_REF, PA(MCFTIMER_TER));
166 if (current->pid)
167 profile_tick(CPU_PROFILING);
168 return IRQ_HANDLED;
171 /***************************************************************************/
173 static struct irqaction coldfire_profile_irq = {
174 .name = "profile timer",
175 .flags = IRQF_TIMER,
176 .handler = coldfire_profile_tick,
179 void coldfire_profile_init(void)
181 printk(KERN_INFO "PROFILE: lodging TIMER2 @ %dHz as profile timer\n",
182 PROFILEHZ);
184 /* Set up TIMER 2 as high speed profile clock */
185 __raw_writew(MCFTIMER_TMR_DISABLE, PA(MCFTIMER_TMR));
187 __raw_writetrr(((MCF_BUSCLK / 16) / PROFILEHZ), PA(MCFTIMER_TRR));
188 __raw_writew(MCFTIMER_TMR_ENORI | MCFTIMER_TMR_CLK16 |
189 MCFTIMER_TMR_RESTART | MCFTIMER_TMR_ENABLE, PA(MCFTIMER_TMR));
191 setup_irq(MCF_IRQ_PROFILER, &coldfire_profile_irq);
194 /***************************************************************************/
195 #endif /* CONFIG_HIGHPROFILE */
196 /***************************************************************************/