treewide: remove redundant IS_ERR() before error code check

[linux/fpc-iii.git] / arch / mips / include / asm / mach-ath79 / ar71xx_regs.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *  Atheros AR71XX/AR724X/AR913X SoC register definitions
 *
 *  Copyright (C) 2010-2011 Jaiganesh Narayanan <jnarayanan@atheros.com>
 *  Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
 *  Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
 *
 *  Parts of this file are based on Atheros' 2.6.15/2.6.31 BSP
 */

#ifndef __ASM_MACH_AR71XX_REGS_H
#define __ASM_MACH_AR71XX_REGS_H

#include <linux/types.h>
#include <linux/io.h>
#include <linux/bitops.h>

#define AR71XX_APB_BASE         0x18000000
#define AR71XX_GE0_BASE         0x19000000
#define AR71XX_GE0_SIZE         0x10000
#define AR71XX_GE1_BASE         0x1a000000
#define AR71XX_GE1_SIZE         0x10000
#define AR71XX_EHCI_BASE        0x1b000000
#define AR71XX_EHCI_SIZE        0x1000
#define AR71XX_OHCI_BASE        0x1c000000
#define AR71XX_OHCI_SIZE        0x1000
#define AR71XX_SPI_BASE         0x1f000000
#define AR71XX_SPI_SIZE         0x01000000

#define AR71XX_DDR_CTRL_BASE    (AR71XX_APB_BASE + 0x00000000)
#define AR71XX_DDR_CTRL_SIZE    0x100
#define AR71XX_UART_BASE        (AR71XX_APB_BASE + 0x00020000)
#define AR71XX_UART_SIZE        0x100
#define AR71XX_USB_CTRL_BASE    (AR71XX_APB_BASE + 0x00030000)
#define AR71XX_USB_CTRL_SIZE    0x100
#define AR71XX_GPIO_BASE        (AR71XX_APB_BASE + 0x00040000)
#define AR71XX_GPIO_SIZE        0x100
#define AR71XX_PLL_BASE         (AR71XX_APB_BASE + 0x00050000)
#define AR71XX_PLL_SIZE         0x100
#define AR71XX_RESET_BASE       (AR71XX_APB_BASE + 0x00060000)
#define AR71XX_RESET_SIZE       0x100
#define AR71XX_MII_BASE         (AR71XX_APB_BASE + 0x00070000)
#define AR71XX_MII_SIZE         0x100

#define AR71XX_PCI_MEM_BASE     0x10000000
#define AR71XX_PCI_MEM_SIZE     0x07000000

#define AR71XX_PCI_WIN0_OFFS    0x10000000
#define AR71XX_PCI_WIN1_OFFS    0x11000000
#define AR71XX_PCI_WIN2_OFFS    0x12000000
#define AR71XX_PCI_WIN3_OFFS    0x13000000
#define AR71XX_PCI_WIN4_OFFS    0x14000000
#define AR71XX_PCI_WIN5_OFFS    0x15000000
#define AR71XX_PCI_WIN6_OFFS    0x16000000
#define AR71XX_PCI_WIN7_OFFS    0x07000000

#define AR71XX_PCI_CFG_BASE     \
        (AR71XX_PCI_MEM_BASE + AR71XX_PCI_WIN7_OFFS + 0x10000)
#define AR71XX_PCI_CFG_SIZE     0x100

#define AR7240_USB_CTRL_BASE    (AR71XX_APB_BASE + 0x00030000)
#define AR7240_USB_CTRL_SIZE    0x100
#define AR7240_OHCI_BASE        0x1b000000
#define AR7240_OHCI_SIZE        0x1000

#define AR724X_PCI_MEM_BASE     0x10000000
#define AR724X_PCI_MEM_SIZE     0x04000000

#define AR724X_PCI_CFG_BASE     0x14000000
#define AR724X_PCI_CFG_SIZE     0x1000
#define AR724X_PCI_CRP_BASE     (AR71XX_APB_BASE + 0x000c0000)
#define AR724X_PCI_CRP_SIZE     0x1000
#define AR724X_PCI_CTRL_BASE    (AR71XX_APB_BASE + 0x000f0000)
#define AR724X_PCI_CTRL_SIZE    0x100

#define AR724X_EHCI_BASE        0x1b000000
#define AR724X_EHCI_SIZE        0x1000

#define AR913X_EHCI_BASE        0x1b000000
#define AR913X_EHCI_SIZE        0x1000
#define AR913X_WMAC_BASE        (AR71XX_APB_BASE + 0x000C0000)
#define AR913X_WMAC_SIZE        0x30000

#define AR933X_UART_BASE        (AR71XX_APB_BASE + 0x00020000)
#define AR933X_UART_SIZE        0x14
#define AR933X_GMAC_BASE        (AR71XX_APB_BASE + 0x00070000)
#define AR933X_GMAC_SIZE        0x04
#define AR933X_WMAC_BASE        (AR71XX_APB_BASE + 0x00100000)
#define AR933X_WMAC_SIZE        0x20000
#define AR933X_EHCI_BASE        0x1b000000
#define AR933X_EHCI_SIZE        0x1000

#define AR934X_GMAC_BASE        (AR71XX_APB_BASE + 0x00070000)
#define AR934X_GMAC_SIZE        0x14
#define AR934X_WMAC_BASE        (AR71XX_APB_BASE + 0x00100000)
#define AR934X_WMAC_SIZE        0x20000
#define AR934X_EHCI_BASE        0x1b000000
#define AR934X_EHCI_SIZE        0x200
#define AR934X_NFC_BASE         0x1b000200
#define AR934X_NFC_SIZE         0xb8
#define AR934X_SRIF_BASE        (AR71XX_APB_BASE + 0x00116000)
#define AR934X_SRIF_SIZE        0x1000

#define QCA953X_GMAC_BASE       (AR71XX_APB_BASE + 0x00070000)
#define QCA953X_GMAC_SIZE       0x14
#define QCA953X_WMAC_BASE       (AR71XX_APB_BASE + 0x00100000)
#define QCA953X_WMAC_SIZE       0x20000
#define QCA953X_EHCI_BASE       0x1b000000
#define QCA953X_EHCI_SIZE       0x200
#define QCA953X_SRIF_BASE       (AR71XX_APB_BASE + 0x00116000)
#define QCA953X_SRIF_SIZE       0x1000

#define QCA953X_PCI_CFG_BASE0   0x14000000
#define QCA953X_PCI_CTRL_BASE0  (AR71XX_APB_BASE + 0x000f0000)
#define QCA953X_PCI_CRP_BASE0   (AR71XX_APB_BASE + 0x000c0000)
#define QCA953X_PCI_MEM_BASE0   0x10000000
#define QCA953X_PCI_MEM_SIZE    0x02000000

#define QCA955X_PCI_MEM_BASE0   0x10000000
#define QCA955X_PCI_MEM_BASE1   0x12000000
#define QCA955X_PCI_MEM_SIZE    0x02000000
#define QCA955X_PCI_CFG_BASE0   0x14000000
#define QCA955X_PCI_CFG_BASE1   0x16000000
#define QCA955X_PCI_CFG_SIZE    0x1000
#define QCA955X_PCI_CRP_BASE0   (AR71XX_APB_BASE + 0x000c0000)
#define QCA955X_PCI_CRP_BASE1   (AR71XX_APB_BASE + 0x00250000)
#define QCA955X_PCI_CRP_SIZE    0x1000
#define QCA955X_PCI_CTRL_BASE0  (AR71XX_APB_BASE + 0x000f0000)
#define QCA955X_PCI_CTRL_BASE1  (AR71XX_APB_BASE + 0x00280000)
#define QCA955X_PCI_CTRL_SIZE   0x100

#define QCA955X_GMAC_BASE       (AR71XX_APB_BASE + 0x00070000)
#define QCA955X_GMAC_SIZE       0x40
#define QCA955X_WMAC_BASE       (AR71XX_APB_BASE + 0x00100000)
#define QCA955X_WMAC_SIZE       0x20000
#define QCA955X_EHCI0_BASE      0x1b000000
#define QCA955X_EHCI1_BASE      0x1b400000
#define QCA955X_EHCI_SIZE       0x1000
#define QCA955X_NFC_BASE        0x1b800200
#define QCA955X_NFC_SIZE        0xb8

#define QCA956X_PCI_MEM_BASE1   0x12000000
#define QCA956X_PCI_MEM_SIZE    0x02000000
#define QCA956X_PCI_CFG_BASE1   0x16000000
#define QCA956X_PCI_CFG_SIZE    0x1000
#define QCA956X_PCI_CRP_BASE1   (AR71XX_APB_BASE + 0x00250000)
#define QCA956X_PCI_CRP_SIZE    0x1000
#define QCA956X_PCI_CTRL_BASE1  (AR71XX_APB_BASE + 0x00280000)
#define QCA956X_PCI_CTRL_SIZE   0x100

#define QCA956X_WMAC_BASE       (AR71XX_APB_BASE + 0x00100000)
#define QCA956X_WMAC_SIZE       0x20000
#define QCA956X_EHCI0_BASE      0x1b000000
#define QCA956X_EHCI1_BASE      0x1b400000
#define QCA956X_EHCI_SIZE       0x200
#define QCA956X_GMAC_SGMII_BASE (AR71XX_APB_BASE + 0x00070000)
#define QCA956X_GMAC_SGMII_SIZE 0x64
#define QCA956X_PLL_BASE        (AR71XX_APB_BASE + 0x00050000)
#define QCA956X_PLL_SIZE        0x50
#define QCA956X_GMAC_BASE       (AR71XX_APB_BASE + 0x00070000)
#define QCA956X_GMAC_SIZE       0x64

/*
 * Hidden Registers
 */
#define QCA956X_MAC_CFG_BASE            0xb9000000
#define QCA956X_MAC_CFG_SIZE            0x64

#define QCA956X_MAC_CFG1_REG            0x00
#define QCA956X_MAC_CFG1_SOFT_RST       BIT(31)
#define QCA956X_MAC_CFG1_RX_RST         BIT(19)
#define QCA956X_MAC_CFG1_TX_RST         BIT(18)
#define QCA956X_MAC_CFG1_LOOPBACK       BIT(8)
#define QCA956X_MAC_CFG1_RX_EN          BIT(2)
#define QCA956X_MAC_CFG1_TX_EN          BIT(0)

#define QCA956X_MAC_CFG2_REG            0x04
#define QCA956X_MAC_CFG2_IF_1000        BIT(9)
#define QCA956X_MAC_CFG2_IF_10_100      BIT(8)
#define QCA956X_MAC_CFG2_HUGE_FRAME_EN  BIT(5)
#define QCA956X_MAC_CFG2_LEN_CHECK      BIT(4)
#define QCA956X_MAC_CFG2_PAD_CRC_EN     BIT(2)
#define QCA956X_MAC_CFG2_FDX            BIT(0)

#define QCA956X_MAC_MII_MGMT_CFG_REG    0x20
#define QCA956X_MGMT_CFG_CLK_DIV_20     0x07

#define QCA956X_MAC_FIFO_CFG0_REG       0x48
#define QCA956X_MAC_FIFO_CFG1_REG       0x4c
#define QCA956X_MAC_FIFO_CFG2_REG       0x50
#define QCA956X_MAC_FIFO_CFG3_REG       0x54
#define QCA956X_MAC_FIFO_CFG4_REG       0x58
#define QCA956X_MAC_FIFO_CFG5_REG       0x5c

#define QCA956X_DAM_RESET_OFFSET        0xb90001bc
#define QCA956X_DAM_RESET_SIZE          0x4
#define QCA956X_INLINE_CHKSUM_ENG       BIT(27)

/*
 * DDR_CTRL block
 */
#define AR71XX_DDR_REG_PCI_WIN0         0x7c
#define AR71XX_DDR_REG_PCI_WIN1         0x80
#define AR71XX_DDR_REG_PCI_WIN2         0x84
#define AR71XX_DDR_REG_PCI_WIN3         0x88
#define AR71XX_DDR_REG_PCI_WIN4         0x8c
#define AR71XX_DDR_REG_PCI_WIN5         0x90
#define AR71XX_DDR_REG_PCI_WIN6         0x94
#define AR71XX_DDR_REG_PCI_WIN7         0x98
#define AR71XX_DDR_REG_FLUSH_GE0        0x9c
#define AR71XX_DDR_REG_FLUSH_GE1        0xa0
#define AR71XX_DDR_REG_FLUSH_USB        0xa4
#define AR71XX_DDR_REG_FLUSH_PCI        0xa8

#define AR724X_DDR_REG_FLUSH_GE0        0x7c
#define AR724X_DDR_REG_FLUSH_GE1        0x80
#define AR724X_DDR_REG_FLUSH_USB        0x84
#define AR724X_DDR_REG_FLUSH_PCIE       0x88

#define AR913X_DDR_REG_FLUSH_GE0        0x7c
#define AR913X_DDR_REG_FLUSH_GE1        0x80
#define AR913X_DDR_REG_FLUSH_USB        0x84
#define AR913X_DDR_REG_FLUSH_WMAC       0x88

#define AR933X_DDR_REG_FLUSH_GE0        0x7c
#define AR933X_DDR_REG_FLUSH_GE1        0x80
#define AR933X_DDR_REG_FLUSH_USB        0x84
#define AR933X_DDR_REG_FLUSH_WMAC       0x88

#define AR934X_DDR_REG_FLUSH_GE0        0x9c
#define AR934X_DDR_REG_FLUSH_GE1        0xa0
#define AR934X_DDR_REG_FLUSH_USB        0xa4
#define AR934X_DDR_REG_FLUSH_PCIE       0xa8
#define AR934X_DDR_REG_FLUSH_WMAC       0xac

#define QCA953X_DDR_REG_FLUSH_GE0       0x9c
#define QCA953X_DDR_REG_FLUSH_GE1       0xa0
#define QCA953X_DDR_REG_FLUSH_USB       0xa4
#define QCA953X_DDR_REG_FLUSH_PCIE      0xa8
#define QCA953X_DDR_REG_FLUSH_WMAC      0xac

/*
 * PLL block
 */
#define AR71XX_PLL_REG_CPU_CONFIG       0x00
#define AR71XX_PLL_REG_SEC_CONFIG       0x04
#define AR71XX_PLL_REG_ETH0_INT_CLOCK   0x10
#define AR71XX_PLL_REG_ETH1_INT_CLOCK   0x14

#define AR71XX_PLL_FB_SHIFT             3
#define AR71XX_PLL_FB_MASK              0x1f
#define AR71XX_CPU_DIV_SHIFT            16
#define AR71XX_CPU_DIV_MASK             0x3
#define AR71XX_DDR_DIV_SHIFT            18
#define AR71XX_DDR_DIV_MASK             0x3
#define AR71XX_AHB_DIV_SHIFT            20
#define AR71XX_AHB_DIV_MASK             0x7

#define AR71XX_ETH0_PLL_SHIFT           17
#define AR71XX_ETH1_PLL_SHIFT           19

#define AR724X_PLL_REG_CPU_CONFIG       0x00
#define AR724X_PLL_REG_PCIE_CONFIG      0x10

#define AR724X_PLL_REG_PCIE_CONFIG_PPL_BYPASS   BIT(16)
#define AR724X_PLL_REG_PCIE_CONFIG_PPL_RESET    BIT(25)

#define AR724X_PLL_FB_SHIFT             0
#define AR724X_PLL_FB_MASK              0x3ff
#define AR724X_PLL_REF_DIV_SHIFT        10
#define AR724X_PLL_REF_DIV_MASK         0xf
#define AR724X_AHB_DIV_SHIFT            19
#define AR724X_AHB_DIV_MASK             0x1
#define AR724X_DDR_DIV_SHIFT            22
#define AR724X_DDR_DIV_MASK             0x3

#define AR7242_PLL_REG_ETH0_INT_CLOCK   0x2c

#define AR913X_PLL_REG_CPU_CONFIG       0x00
#define AR913X_PLL_REG_ETH_CONFIG       0x04
#define AR913X_PLL_REG_ETH0_INT_CLOCK   0x14
#define AR913X_PLL_REG_ETH1_INT_CLOCK   0x18

#define AR913X_PLL_FB_SHIFT             0
#define AR913X_PLL_FB_MASK              0x3ff
#define AR913X_DDR_DIV_SHIFT            22
#define AR913X_DDR_DIV_MASK             0x3
#define AR913X_AHB_DIV_SHIFT            19
#define AR913X_AHB_DIV_MASK             0x1

#define AR913X_ETH0_PLL_SHIFT           20
#define AR913X_ETH1_PLL_SHIFT           22

#define AR933X_PLL_CPU_CONFIG_REG       0x00
#define AR933X_PLL_CLOCK_CTRL_REG       0x08

#define AR933X_PLL_CPU_CONFIG_NINT_SHIFT        10
#define AR933X_PLL_CPU_CONFIG_NINT_MASK         0x3f
#define AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT      16
#define AR933X_PLL_CPU_CONFIG_REFDIV_MASK       0x1f
#define AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT      23
#define AR933X_PLL_CPU_CONFIG_OUTDIV_MASK       0x7

#define AR933X_PLL_CLOCK_CTRL_BYPASS            BIT(2)
#define AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT     5
#define AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK      0x3
#define AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT     10
#define AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK      0x3
#define AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT     15
#define AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK      0x7

#define AR934X_PLL_CPU_CONFIG_REG               0x00
#define AR934X_PLL_DDR_CONFIG_REG               0x04
#define AR934X_PLL_CPU_DDR_CLK_CTRL_REG         0x08
#define AR934X_PLL_SWITCH_CLOCK_CONTROL_REG     0x24
#define AR934X_PLL_ETH_XMII_CONTROL_REG         0x2c

#define AR934X_PLL_CPU_CONFIG_NFRAC_SHIFT       0
#define AR934X_PLL_CPU_CONFIG_NFRAC_MASK        0x3f
#define AR934X_PLL_CPU_CONFIG_NINT_SHIFT        6
#define AR934X_PLL_CPU_CONFIG_NINT_MASK         0x3f
#define AR934X_PLL_CPU_CONFIG_REFDIV_SHIFT      12
#define AR934X_PLL_CPU_CONFIG_REFDIV_MASK       0x1f
#define AR934X_PLL_CPU_CONFIG_OUTDIV_SHIFT      19
#define AR934X_PLL_CPU_CONFIG_OUTDIV_MASK       0x3

#define AR934X_PLL_DDR_CONFIG_NFRAC_SHIFT       0
#define AR934X_PLL_DDR_CONFIG_NFRAC_MASK        0x3ff
#define AR934X_PLL_DDR_CONFIG_NINT_SHIFT        10
#define AR934X_PLL_DDR_CONFIG_NINT_MASK         0x3f
#define AR934X_PLL_DDR_CONFIG_REFDIV_SHIFT      16
#define AR934X_PLL_DDR_CONFIG_REFDIV_MASK       0x1f
#define AR934X_PLL_DDR_CONFIG_OUTDIV_SHIFT      23
#define AR934X_PLL_DDR_CONFIG_OUTDIV_MASK       0x7

#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_PLL_BYPASS      BIT(2)
#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_PLL_BYPASS      BIT(3)
#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_PLL_BYPASS      BIT(4)
#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT  5
#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_MASK   0x1f
#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT  10
#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_MASK   0x1f
#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT  15
#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_MASK   0x1f
#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPUCLK_FROM_CPUPLL  BIT(20)
#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL  BIT(21)
#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHBCLK_FROM_DDRPLL  BIT(24)

#define AR934X_PLL_SWITCH_CLOCK_CONTROL_MDIO_CLK_SEL    BIT(6)

#define QCA953X_PLL_CPU_CONFIG_REG              0x00
#define QCA953X_PLL_DDR_CONFIG_REG              0x04
#define QCA953X_PLL_CLK_CTRL_REG                0x08
#define QCA953X_PLL_SWITCH_CLOCK_CONTROL_REG    0x24
#define QCA953X_PLL_ETH_XMII_CONTROL_REG        0x2c
#define QCA953X_PLL_ETH_SGMII_CONTROL_REG       0x48

#define QCA953X_PLL_CPU_CONFIG_NFRAC_SHIFT      0
#define QCA953X_PLL_CPU_CONFIG_NFRAC_MASK       0x3f
#define QCA953X_PLL_CPU_CONFIG_NINT_SHIFT       6
#define QCA953X_PLL_CPU_CONFIG_NINT_MASK        0x3f
#define QCA953X_PLL_CPU_CONFIG_REFDIV_SHIFT     12
#define QCA953X_PLL_CPU_CONFIG_REFDIV_MASK      0x1f
#define QCA953X_PLL_CPU_CONFIG_OUTDIV_SHIFT     19
#define QCA953X_PLL_CPU_CONFIG_OUTDIV_MASK      0x7

#define QCA953X_PLL_DDR_CONFIG_NFRAC_SHIFT      0
#define QCA953X_PLL_DDR_CONFIG_NFRAC_MASK       0x3ff
#define QCA953X_PLL_DDR_CONFIG_NINT_SHIFT       10
#define QCA953X_PLL_DDR_CONFIG_NINT_MASK        0x3f
#define QCA953X_PLL_DDR_CONFIG_REFDIV_SHIFT     16
#define QCA953X_PLL_DDR_CONFIG_REFDIV_MASK      0x1f
#define QCA953X_PLL_DDR_CONFIG_OUTDIV_SHIFT     23
#define QCA953X_PLL_DDR_CONFIG_OUTDIV_MASK      0x7

#define QCA953X_PLL_CLK_CTRL_CPU_PLL_BYPASS             BIT(2)
#define QCA953X_PLL_CLK_CTRL_DDR_PLL_BYPASS             BIT(3)
#define QCA953X_PLL_CLK_CTRL_AHB_PLL_BYPASS             BIT(4)
#define QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT         5
#define QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_MASK          0x1f
#define QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT         10
#define QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_MASK          0x1f
#define QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT         15
#define QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_MASK          0x1f
#define QCA953X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL         BIT(20)
#define QCA953X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL         BIT(21)
#define QCA953X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL         BIT(24)

#define QCA955X_PLL_CPU_CONFIG_REG              0x00
#define QCA955X_PLL_DDR_CONFIG_REG              0x04
#define QCA955X_PLL_CLK_CTRL_REG                0x08
#define QCA955X_PLL_ETH_XMII_CONTROL_REG        0x28
#define QCA955X_PLL_ETH_SGMII_CONTROL_REG       0x48
#define QCA955X_PLL_ETH_SGMII_SERDES_REG        0x4c

#define QCA955X_PLL_CPU_CONFIG_NFRAC_SHIFT      0
#define QCA955X_PLL_CPU_CONFIG_NFRAC_MASK       0x3f
#define QCA955X_PLL_CPU_CONFIG_NINT_SHIFT       6
#define QCA955X_PLL_CPU_CONFIG_NINT_MASK        0x3f
#define QCA955X_PLL_CPU_CONFIG_REFDIV_SHIFT     12
#define QCA955X_PLL_CPU_CONFIG_REFDIV_MASK      0x1f
#define QCA955X_PLL_CPU_CONFIG_OUTDIV_SHIFT     19
#define QCA955X_PLL_CPU_CONFIG_OUTDIV_MASK      0x3

#define QCA955X_PLL_DDR_CONFIG_NFRAC_SHIFT      0
#define QCA955X_PLL_DDR_CONFIG_NFRAC_MASK       0x3ff
#define QCA955X_PLL_DDR_CONFIG_NINT_SHIFT       10
#define QCA955X_PLL_DDR_CONFIG_NINT_MASK        0x3f
#define QCA955X_PLL_DDR_CONFIG_REFDIV_SHIFT     16
#define QCA955X_PLL_DDR_CONFIG_REFDIV_MASK      0x1f
#define QCA955X_PLL_DDR_CONFIG_OUTDIV_SHIFT     23
#define QCA955X_PLL_DDR_CONFIG_OUTDIV_MASK      0x7

#define QCA955X_PLL_CLK_CTRL_CPU_PLL_BYPASS             BIT(2)
#define QCA955X_PLL_CLK_CTRL_DDR_PLL_BYPASS             BIT(3)
#define QCA955X_PLL_CLK_CTRL_AHB_PLL_BYPASS             BIT(4)
#define QCA955X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT         5
#define QCA955X_PLL_CLK_CTRL_CPU_POST_DIV_MASK          0x1f
#define QCA955X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT         10
#define QCA955X_PLL_CLK_CTRL_DDR_POST_DIV_MASK          0x1f
#define QCA955X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT         15
#define QCA955X_PLL_CLK_CTRL_AHB_POST_DIV_MASK          0x1f
#define QCA955X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL         BIT(20)
#define QCA955X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL         BIT(21)
#define QCA955X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL         BIT(24)

#define QCA955X_PLL_ETH_SGMII_SERDES_LOCK_DETECT        BIT(2)
#define QCA955X_PLL_ETH_SGMII_SERDES_PLL_REFCLK         BIT(1)
#define QCA955X_PLL_ETH_SGMII_SERDES_EN_PLL             BIT(0)

#define QCA956X_PLL_CPU_CONFIG_REG                      0x00
#define QCA956X_PLL_CPU_CONFIG1_REG                     0x04
#define QCA956X_PLL_DDR_CONFIG_REG                      0x08
#define QCA956X_PLL_DDR_CONFIG1_REG                     0x0c
#define QCA956X_PLL_CLK_CTRL_REG                        0x10
#define QCA956X_PLL_SWITCH_CLOCK_CONTROL_REG            0x28
#define QCA956X_PLL_ETH_XMII_CONTROL_REG                0x30
#define QCA956X_PLL_ETH_SGMII_SERDES_REG                0x4c

#define QCA956X_PLL_CPU_CONFIG_REFDIV_SHIFT             12
#define QCA956X_PLL_CPU_CONFIG_REFDIV_MASK              0x1f
#define QCA956X_PLL_CPU_CONFIG_OUTDIV_SHIFT             19
#define QCA956X_PLL_CPU_CONFIG_OUTDIV_MASK              0x7

#define QCA956X_PLL_CPU_CONFIG1_NFRAC_L_SHIFT           0
#define QCA956X_PLL_CPU_CONFIG1_NFRAC_L_MASK            0x1f
#define QCA956X_PLL_CPU_CONFIG1_NFRAC_H_SHIFT           5
#define QCA956X_PLL_CPU_CONFIG1_NFRAC_H_MASK            0x1fff
#define QCA956X_PLL_CPU_CONFIG1_NINT_SHIFT              18
#define QCA956X_PLL_CPU_CONFIG1_NINT_MASK               0x1ff

#define QCA956X_PLL_DDR_CONFIG_REFDIV_SHIFT             16
#define QCA956X_PLL_DDR_CONFIG_REFDIV_MASK              0x1f
#define QCA956X_PLL_DDR_CONFIG_OUTDIV_SHIFT             23
#define QCA956X_PLL_DDR_CONFIG_OUTDIV_MASK              0x7

#define QCA956X_PLL_DDR_CONFIG1_NFRAC_L_SHIFT           0
#define QCA956X_PLL_DDR_CONFIG1_NFRAC_L_MASK            0x1f
#define QCA956X_PLL_DDR_CONFIG1_NFRAC_H_SHIFT           5
#define QCA956X_PLL_DDR_CONFIG1_NFRAC_H_MASK            0x1fff
#define QCA956X_PLL_DDR_CONFIG1_NINT_SHIFT              18
#define QCA956X_PLL_DDR_CONFIG1_NINT_MASK               0x1ff

#define QCA956X_PLL_CLK_CTRL_CPU_PLL_BYPASS             BIT(2)
#define QCA956X_PLL_CLK_CTRL_DDR_PLL_BYPASS             BIT(3)
#define QCA956X_PLL_CLK_CTRL_AHB_PLL_BYPASS             BIT(4)
#define QCA956X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT         5
#define QCA956X_PLL_CLK_CTRL_CPU_POST_DIV_MASK          0x1f
#define QCA956X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT         10
#define QCA956X_PLL_CLK_CTRL_DDR_POST_DIV_MASK          0x1f
#define QCA956X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT         15
#define QCA956X_PLL_CLK_CTRL_AHB_POST_DIV_MASK          0x1f
#define QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_DDRPLL     BIT(20)
#define QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_CPUPLL     BIT(21)
#define QCA956X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL         BIT(24)

#define QCA956X_PLL_SWITCH_CLOCK_SPARE_I2C_CLK_SELB             BIT(5)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_MDIO_CLK_SEL0_1          BIT(6)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_UART1_CLK_SEL            BIT(7)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_USB_REFCLK_FREQ_SEL_SHIFT 8
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_USB_REFCLK_FREQ_SEL_MASK  0xf
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_EN_PLL_TOP               BIT(12)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_MDIO_CLK_SEL0_2          BIT(13)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_MDIO_CLK_SEL1_1          BIT(14)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_MDIO_CLK_SEL1_2          BIT(15)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_SWITCH_FUNC_TST_MODE     BIT(16)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_EEE_ENABLE               BIT(17)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_OEN_CLK125M_PLL          BIT(18)
#define QCA956X_PLL_SWITCH_CLOCK_SPARE_SWITCHCLK_SEL            BIT(19)

#define QCA956X_PLL_ETH_XMII_TX_INVERT                  BIT(1)
#define QCA956X_PLL_ETH_XMII_GIGE                       BIT(25)
#define QCA956X_PLL_ETH_XMII_RX_DELAY_SHIFT             28
#define QCA956X_PLL_ETH_XMII_RX_DELAY_MASK              0x3
#define QCA956X_PLL_ETH_XMII_TX_DELAY_SHIFT             26
#define QCA956X_PLL_ETH_XMII_TX_DELAY_MASK              3

#define QCA956X_PLL_ETH_SGMII_SERDES_LOCK_DETECT                BIT(2)
#define QCA956X_PLL_ETH_SGMII_SERDES_PLL_REFCLK                 BIT(1)
#define QCA956X_PLL_ETH_SGMII_SERDES_EN_PLL                     BIT(0)

/*
 * USB_CONFIG block
 */
#define AR71XX_USB_CTRL_REG_FLADJ       0x00
#define AR71XX_USB_CTRL_REG_CONFIG      0x04

/*
 * RESET block
 */
#define AR71XX_RESET_REG_TIMER                  0x00
#define AR71XX_RESET_REG_TIMER_RELOAD           0x04
#define AR71XX_RESET_REG_WDOG_CTRL              0x08
#define AR71XX_RESET_REG_WDOG                   0x0c
#define AR71XX_RESET_REG_MISC_INT_STATUS        0x10
#define AR71XX_RESET_REG_MISC_INT_ENABLE        0x14
#define AR71XX_RESET_REG_PCI_INT_STATUS         0x18
#define AR71XX_RESET_REG_PCI_INT_ENABLE         0x1c
#define AR71XX_RESET_REG_GLOBAL_INT_STATUS      0x20
#define AR71XX_RESET_REG_RESET_MODULE           0x24
#define AR71XX_RESET_REG_PERFC_CTRL             0x2c
#define AR71XX_RESET_REG_PERFC0                 0x30
#define AR71XX_RESET_REG_PERFC1                 0x34
#define AR71XX_RESET_REG_REV_ID                 0x90

#define AR913X_RESET_REG_GLOBAL_INT_STATUS      0x18
#define AR913X_RESET_REG_RESET_MODULE           0x1c
#define AR913X_RESET_REG_PERF_CTRL              0x20
#define AR913X_RESET_REG_PERFC0                 0x24
#define AR913X_RESET_REG_PERFC1                 0x28

#define AR724X_RESET_REG_RESET_MODULE           0x1c

#define AR933X_RESET_REG_RESET_MODULE           0x1c
#define AR933X_RESET_REG_BOOTSTRAP              0xac

#define AR934X_RESET_REG_RESET_MODULE           0x1c
#define AR934X_RESET_REG_BOOTSTRAP              0xb0
#define AR934X_RESET_REG_PCIE_WMAC_INT_STATUS   0xac

#define QCA953X_RESET_REG_RESET_MODULE          0x1c
#define QCA953X_RESET_REG_BOOTSTRAP             0xb0
#define QCA953X_RESET_REG_PCIE_WMAC_INT_STATUS  0xac

#define QCA955X_RESET_REG_RESET_MODULE          0x1c
#define QCA955X_RESET_REG_BOOTSTRAP             0xb0
#define QCA955X_RESET_REG_EXT_INT_STATUS        0xac

#define QCA956X_RESET_REG_RESET_MODULE          0x1c
#define QCA956X_RESET_REG_BOOTSTRAP             0xb0
#define QCA956X_RESET_REG_EXT_INT_STATUS        0xac

#define MISC_INT_MIPS_SI_TIMERINT_MASK  BIT(28)
#define MISC_INT_ETHSW                  BIT(12)
#define MISC_INT_TIMER4                 BIT(10)
#define MISC_INT_TIMER3                 BIT(9)
#define MISC_INT_TIMER2                 BIT(8)
#define MISC_INT_DMA                    BIT(7)
#define MISC_INT_OHCI                   BIT(6)
#define MISC_INT_PERFC                  BIT(5)
#define MISC_INT_WDOG                   BIT(4)
#define MISC_INT_UART                   BIT(3)
#define MISC_INT_GPIO                   BIT(2)
#define MISC_INT_ERROR                  BIT(1)
#define MISC_INT_TIMER                  BIT(0)

#define AR71XX_RESET_EXTERNAL           BIT(28)
#define AR71XX_RESET_FULL_CHIP          BIT(24)
#define AR71XX_RESET_CPU_NMI            BIT(21)
#define AR71XX_RESET_CPU_COLD           BIT(20)
#define AR71XX_RESET_DMA                BIT(19)
#define AR71XX_RESET_SLIC               BIT(18)
#define AR71XX_RESET_STEREO             BIT(17)
#define AR71XX_RESET_DDR                BIT(16)
#define AR71XX_RESET_GE1_MAC            BIT(13)
#define AR71XX_RESET_GE1_PHY            BIT(12)
#define AR71XX_RESET_USBSUS_OVERRIDE    BIT(10)
#define AR71XX_RESET_GE0_MAC            BIT(9)
#define AR71XX_RESET_GE0_PHY            BIT(8)
#define AR71XX_RESET_USB_OHCI_DLL       BIT(6)
#define AR71XX_RESET_USB_HOST           BIT(5)
#define AR71XX_RESET_USB_PHY            BIT(4)
#define AR71XX_RESET_PCI_BUS            BIT(1)
#define AR71XX_RESET_PCI_CORE           BIT(0)

#define AR7240_RESET_USB_HOST           BIT(5)
#define AR7240_RESET_OHCI_DLL           BIT(3)

#define AR724X_RESET_GE1_MDIO           BIT(23)
#define AR724X_RESET_GE0_MDIO           BIT(22)
#define AR724X_RESET_PCIE_PHY_SERIAL    BIT(10)
#define AR724X_RESET_PCIE_PHY           BIT(7)
#define AR724X_RESET_PCIE               BIT(6)
#define AR724X_RESET_USB_HOST           BIT(5)
#define AR724X_RESET_USB_PHY            BIT(4)
#define AR724X_RESET_USBSUS_OVERRIDE    BIT(3)

#define AR913X_RESET_AMBA2WMAC          BIT(22)
#define AR913X_RESET_USBSUS_OVERRIDE    BIT(10)
#define AR913X_RESET_USB_HOST           BIT(5)
#define AR913X_RESET_USB_PHY            BIT(4)

#define AR933X_RESET_GE1_MDIO           BIT(23)
#define AR933X_RESET_GE0_MDIO           BIT(22)
#define AR933X_RESET_GE1_MAC            BIT(13)
#define AR933X_RESET_WMAC               BIT(11)
#define AR933X_RESET_GE0_MAC            BIT(9)
#define AR933X_RESET_USB_HOST           BIT(5)
#define AR933X_RESET_USB_PHY            BIT(4)
#define AR933X_RESET_USBSUS_OVERRIDE    BIT(3)

#define AR934X_RESET_HOST               BIT(31)
#define AR934X_RESET_SLIC               BIT(30)
#define AR934X_RESET_HDMA               BIT(29)
#define AR934X_RESET_EXTERNAL           BIT(28)
#define AR934X_RESET_RTC                BIT(27)
#define AR934X_RESET_PCIE_EP_INT        BIT(26)
#define AR934X_RESET_CHKSUM_ACC         BIT(25)
#define AR934X_RESET_FULL_CHIP          BIT(24)
#define AR934X_RESET_GE1_MDIO           BIT(23)
#define AR934X_RESET_GE0_MDIO           BIT(22)
#define AR934X_RESET_CPU_NMI            BIT(21)
#define AR934X_RESET_CPU_COLD           BIT(20)
#define AR934X_RESET_HOST_RESET_INT     BIT(19)
#define AR934X_RESET_PCIE_EP            BIT(18)
#define AR934X_RESET_UART1              BIT(17)
#define AR934X_RESET_DDR                BIT(16)
#define AR934X_RESET_USB_PHY_PLL_PWD_EXT BIT(15)
#define AR934X_RESET_NANDF              BIT(14)
#define AR934X_RESET_GE1_MAC            BIT(13)
#define AR934X_RESET_ETH_SWITCH_ANALOG  BIT(12)
#define AR934X_RESET_USB_PHY_ANALOG     BIT(11)
#define AR934X_RESET_HOST_DMA_INT       BIT(10)
#define AR934X_RESET_GE0_MAC            BIT(9)
#define AR934X_RESET_ETH_SWITCH         BIT(8)
#define AR934X_RESET_PCIE_PHY           BIT(7)
#define AR934X_RESET_PCIE               BIT(6)
#define AR934X_RESET_USB_HOST           BIT(5)
#define AR934X_RESET_USB_PHY            BIT(4)
#define AR934X_RESET_USBSUS_OVERRIDE    BIT(3)
#define AR934X_RESET_LUT                BIT(2)
#define AR934X_RESET_MBOX               BIT(1)
#define AR934X_RESET_I2S                BIT(0)

#define QCA953X_RESET_USB_EXT_PWR       BIT(29)
#define QCA953X_RESET_EXTERNAL          BIT(28)
#define QCA953X_RESET_RTC               BIT(27)
#define QCA953X_RESET_FULL_CHIP         BIT(24)
#define QCA953X_RESET_GE1_MDIO          BIT(23)
#define QCA953X_RESET_GE0_MDIO          BIT(22)
#define QCA953X_RESET_CPU_NMI           BIT(21)
#define QCA953X_RESET_CPU_COLD          BIT(20)
#define QCA953X_RESET_DDR               BIT(16)
#define QCA953X_RESET_USB_PHY_PLL_PWD_EXT BIT(15)
#define QCA953X_RESET_GE1_MAC           BIT(13)
#define QCA953X_RESET_ETH_SWITCH_ANALOG BIT(12)
#define QCA953X_RESET_USB_PHY_ANALOG    BIT(11)
#define QCA953X_RESET_GE0_MAC           BIT(9)
#define QCA953X_RESET_ETH_SWITCH        BIT(8)
#define QCA953X_RESET_PCIE_PHY          BIT(7)
#define QCA953X_RESET_PCIE              BIT(6)
#define QCA953X_RESET_USB_HOST          BIT(5)
#define QCA953X_RESET_USB_PHY           BIT(4)
#define QCA953X_RESET_USBSUS_OVERRIDE   BIT(3)

#define QCA955X_RESET_HOST              BIT(31)
#define QCA955X_RESET_SLIC              BIT(30)
#define QCA955X_RESET_HDMA              BIT(29)
#define QCA955X_RESET_EXTERNAL          BIT(28)
#define QCA955X_RESET_RTC               BIT(27)
#define QCA955X_RESET_PCIE_EP_INT       BIT(26)
#define QCA955X_RESET_CHKSUM_ACC        BIT(25)
#define QCA955X_RESET_FULL_CHIP         BIT(24)
#define QCA955X_RESET_GE1_MDIO          BIT(23)
#define QCA955X_RESET_GE0_MDIO          BIT(22)
#define QCA955X_RESET_CPU_NMI           BIT(21)
#define QCA955X_RESET_CPU_COLD          BIT(20)
#define QCA955X_RESET_HOST_RESET_INT    BIT(19)
#define QCA955X_RESET_PCIE_EP           BIT(18)
#define QCA955X_RESET_UART1             BIT(17)
#define QCA955X_RESET_DDR               BIT(16)
#define QCA955X_RESET_USB_PHY_PLL_PWD_EXT BIT(15)
#define QCA955X_RESET_NANDF             BIT(14)
#define QCA955X_RESET_GE1_MAC           BIT(13)
#define QCA955X_RESET_SGMII_ANALOG      BIT(12)
#define QCA955X_RESET_USB_PHY_ANALOG    BIT(11)
#define QCA955X_RESET_HOST_DMA_INT      BIT(10)
#define QCA955X_RESET_GE0_MAC           BIT(9)
#define QCA955X_RESET_SGMII             BIT(8)
#define QCA955X_RESET_PCIE_PHY          BIT(7)
#define QCA955X_RESET_PCIE              BIT(6)
#define QCA955X_RESET_USB_HOST          BIT(5)
#define QCA955X_RESET_USB_PHY           BIT(4)
#define QCA955X_RESET_USBSUS_OVERRIDE   BIT(3)
#define QCA955X_RESET_LUT               BIT(2)
#define QCA955X_RESET_MBOX              BIT(1)
#define QCA955X_RESET_I2S               BIT(0)

#define QCA956X_RESET_EXTERNAL          BIT(28)
#define QCA956X_RESET_FULL_CHIP         BIT(24)
#define QCA956X_RESET_GE1_MDIO          BIT(23)
#define QCA956X_RESET_GE0_MDIO          BIT(22)
#define QCA956X_RESET_CPU_NMI           BIT(21)
#define QCA956X_RESET_CPU_COLD          BIT(20)
#define QCA956X_RESET_DMA               BIT(19)
#define QCA956X_RESET_DDR               BIT(16)
#define QCA956X_RESET_GE1_MAC           BIT(13)
#define QCA956X_RESET_SGMII_ANALOG      BIT(12)
#define QCA956X_RESET_USB_PHY_ANALOG    BIT(11)
#define QCA956X_RESET_GE0_MAC           BIT(9)
#define QCA956X_RESET_SGMII             BIT(8)
#define QCA956X_RESET_USB_HOST          BIT(5)
#define QCA956X_RESET_USB_PHY           BIT(4)
#define QCA956X_RESET_USBSUS_OVERRIDE   BIT(3)
#define QCA956X_RESET_SWITCH_ANALOG     BIT(2)
#define QCA956X_RESET_SWITCH            BIT(0)

#define AR933X_BOOTSTRAP_MDIO_GPIO_EN   BIT(18)
#define AR933X_BOOTSTRAP_EEPBUSY        BIT(4)
#define AR933X_BOOTSTRAP_REF_CLK_40     BIT(0)

#define AR934X_BOOTSTRAP_SW_OPTION8     BIT(23)
#define AR934X_BOOTSTRAP_SW_OPTION7     BIT(22)
#define AR934X_BOOTSTRAP_SW_OPTION6     BIT(21)
#define AR934X_BOOTSTRAP_SW_OPTION5     BIT(20)
#define AR934X_BOOTSTRAP_SW_OPTION4     BIT(19)
#define AR934X_BOOTSTRAP_SW_OPTION3     BIT(18)
#define AR934X_BOOTSTRAP_SW_OPTION2     BIT(17)
#define AR934X_BOOTSTRAP_SW_OPTION1     BIT(16)
#define AR934X_BOOTSTRAP_USB_MODE_DEVICE BIT(7)
#define AR934X_BOOTSTRAP_PCIE_RC        BIT(6)
#define AR934X_BOOTSTRAP_EJTAG_MODE     BIT(5)
#define AR934X_BOOTSTRAP_REF_CLK_40     BIT(4)
#define AR934X_BOOTSTRAP_BOOT_FROM_SPI  BIT(2)
#define AR934X_BOOTSTRAP_SDRAM_DISABLED BIT(1)
#define AR934X_BOOTSTRAP_DDR1           BIT(0)

#define QCA953X_BOOTSTRAP_SW_OPTION2    BIT(12)
#define QCA953X_BOOTSTRAP_SW_OPTION1    BIT(11)
#define QCA953X_BOOTSTRAP_EJTAG_MODE    BIT(5)
#define QCA953X_BOOTSTRAP_REF_CLK_40    BIT(4)
#define QCA953X_BOOTSTRAP_SDRAM_DISABLED BIT(1)
#define QCA953X_BOOTSTRAP_DDR1          BIT(0)

#define QCA955X_BOOTSTRAP_REF_CLK_40    BIT(4)

#define QCA956X_BOOTSTRAP_REF_CLK_40    BIT(2)

#define AR934X_PCIE_WMAC_INT_WMAC_MISC          BIT(0)
#define AR934X_PCIE_WMAC_INT_WMAC_TX            BIT(1)
#define AR934X_PCIE_WMAC_INT_WMAC_RXLP          BIT(2)
#define AR934X_PCIE_WMAC_INT_WMAC_RXHP          BIT(3)
#define AR934X_PCIE_WMAC_INT_PCIE_RC            BIT(4)
#define AR934X_PCIE_WMAC_INT_PCIE_RC0           BIT(5)
#define AR934X_PCIE_WMAC_INT_PCIE_RC1           BIT(6)
#define AR934X_PCIE_WMAC_INT_PCIE_RC2           BIT(7)
#define AR934X_PCIE_WMAC_INT_PCIE_RC3           BIT(8)
#define AR934X_PCIE_WMAC_INT_WMAC_ALL \
        (AR934X_PCIE_WMAC_INT_WMAC_MISC | AR934X_PCIE_WMAC_INT_WMAC_TX | \
         AR934X_PCIE_WMAC_INT_WMAC_RXLP | AR934X_PCIE_WMAC_INT_WMAC_RXHP)

#define AR934X_PCIE_WMAC_INT_PCIE_ALL \
        (AR934X_PCIE_WMAC_INT_PCIE_RC | AR934X_PCIE_WMAC_INT_PCIE_RC0 | \
         AR934X_PCIE_WMAC_INT_PCIE_RC1 | AR934X_PCIE_WMAC_INT_PCIE_RC2 | \
         AR934X_PCIE_WMAC_INT_PCIE_RC3)

#define QCA953X_PCIE_WMAC_INT_WMAC_MISC         BIT(0)
#define QCA953X_PCIE_WMAC_INT_WMAC_TX           BIT(1)
#define QCA953X_PCIE_WMAC_INT_WMAC_RXLP         BIT(2)
#define QCA953X_PCIE_WMAC_INT_WMAC_RXHP         BIT(3)
#define QCA953X_PCIE_WMAC_INT_PCIE_RC           BIT(4)
#define QCA953X_PCIE_WMAC_INT_PCIE_RC0          BIT(5)
#define QCA953X_PCIE_WMAC_INT_PCIE_RC1          BIT(6)
#define QCA953X_PCIE_WMAC_INT_PCIE_RC2          BIT(7)
#define QCA953X_PCIE_WMAC_INT_PCIE_RC3          BIT(8)
#define QCA953X_PCIE_WMAC_INT_WMAC_ALL \
        (QCA953X_PCIE_WMAC_INT_WMAC_MISC | QCA953X_PCIE_WMAC_INT_WMAC_TX | \
         QCA953X_PCIE_WMAC_INT_WMAC_RXLP | QCA953X_PCIE_WMAC_INT_WMAC_RXHP)

#define QCA953X_PCIE_WMAC_INT_PCIE_ALL \
        (QCA953X_PCIE_WMAC_INT_PCIE_RC | QCA953X_PCIE_WMAC_INT_PCIE_RC0 | \
         QCA953X_PCIE_WMAC_INT_PCIE_RC1 | QCA953X_PCIE_WMAC_INT_PCIE_RC2 | \
         QCA953X_PCIE_WMAC_INT_PCIE_RC3)

#define QCA955X_EXT_INT_WMAC_MISC               BIT(0)
#define QCA955X_EXT_INT_WMAC_TX                 BIT(1)
#define QCA955X_EXT_INT_WMAC_RXLP               BIT(2)
#define QCA955X_EXT_INT_WMAC_RXHP               BIT(3)
#define QCA955X_EXT_INT_PCIE_RC1                BIT(4)
#define QCA955X_EXT_INT_PCIE_RC1_INT0           BIT(5)
#define QCA955X_EXT_INT_PCIE_RC1_INT1           BIT(6)
#define QCA955X_EXT_INT_PCIE_RC1_INT2           BIT(7)
#define QCA955X_EXT_INT_PCIE_RC1_INT3           BIT(8)
#define QCA955X_EXT_INT_PCIE_RC2                BIT(12)
#define QCA955X_EXT_INT_PCIE_RC2_INT0           BIT(13)
#define QCA955X_EXT_INT_PCIE_RC2_INT1           BIT(14)
#define QCA955X_EXT_INT_PCIE_RC2_INT2           BIT(15)
#define QCA955X_EXT_INT_PCIE_RC2_INT3           BIT(16)
#define QCA955X_EXT_INT_USB1                    BIT(24)
#define QCA955X_EXT_INT_USB2                    BIT(28)

#define QCA955X_EXT_INT_WMAC_ALL \
        (QCA955X_EXT_INT_WMAC_MISC | QCA955X_EXT_INT_WMAC_TX | \
         QCA955X_EXT_INT_WMAC_RXLP | QCA955X_EXT_INT_WMAC_RXHP)

#define QCA955X_EXT_INT_PCIE_RC1_ALL \
        (QCA955X_EXT_INT_PCIE_RC1 | QCA955X_EXT_INT_PCIE_RC1_INT0 | \
         QCA955X_EXT_INT_PCIE_RC1_INT1 | QCA955X_EXT_INT_PCIE_RC1_INT2 | \
         QCA955X_EXT_INT_PCIE_RC1_INT3)

#define QCA955X_EXT_INT_PCIE_RC2_ALL \
        (QCA955X_EXT_INT_PCIE_RC2 | QCA955X_EXT_INT_PCIE_RC2_INT0 | \
         QCA955X_EXT_INT_PCIE_RC2_INT1 | QCA955X_EXT_INT_PCIE_RC2_INT2 | \
         QCA955X_EXT_INT_PCIE_RC2_INT3)

#define QCA956X_EXT_INT_WMAC_MISC               BIT(0)
#define QCA956X_EXT_INT_WMAC_TX                 BIT(1)
#define QCA956X_EXT_INT_WMAC_RXLP               BIT(2)
#define QCA956X_EXT_INT_WMAC_RXHP               BIT(3)
#define QCA956X_EXT_INT_PCIE_RC1                BIT(4)
#define QCA956X_EXT_INT_PCIE_RC1_INT0           BIT(5)
#define QCA956X_EXT_INT_PCIE_RC1_INT1           BIT(6)
#define QCA956X_EXT_INT_PCIE_RC1_INT2           BIT(7)
#define QCA956X_EXT_INT_PCIE_RC1_INT3           BIT(8)
#define QCA956X_EXT_INT_PCIE_RC2                BIT(12)
#define QCA956X_EXT_INT_PCIE_RC2_INT0           BIT(13)
#define QCA956X_EXT_INT_PCIE_RC2_INT1           BIT(14)
#define QCA956X_EXT_INT_PCIE_RC2_INT2           BIT(15)
#define QCA956X_EXT_INT_PCIE_RC2_INT3           BIT(16)
#define QCA956X_EXT_INT_USB1                    BIT(24)
#define QCA956X_EXT_INT_USB2                    BIT(28)

#define QCA956X_EXT_INT_WMAC_ALL \
        (QCA956X_EXT_INT_WMAC_MISC | QCA956X_EXT_INT_WMAC_TX | \
         QCA956X_EXT_INT_WMAC_RXLP | QCA956X_EXT_INT_WMAC_RXHP)

#define QCA956X_EXT_INT_PCIE_RC1_ALL \
        (QCA956X_EXT_INT_PCIE_RC1 | QCA956X_EXT_INT_PCIE_RC1_INT0 | \
         QCA956X_EXT_INT_PCIE_RC1_INT1 | QCA956X_EXT_INT_PCIE_RC1_INT2 | \
         QCA956X_EXT_INT_PCIE_RC1_INT3)

#define QCA956X_EXT_INT_PCIE_RC2_ALL \
        (QCA956X_EXT_INT_PCIE_RC2 | QCA956X_EXT_INT_PCIE_RC2_INT0 | \
         QCA956X_EXT_INT_PCIE_RC2_INT1 | QCA956X_EXT_INT_PCIE_RC2_INT2 | \
         QCA956X_EXT_INT_PCIE_RC2_INT3)

#define REV_ID_MAJOR_MASK               0xfff0
#define REV_ID_MAJOR_AR71XX             0x00a0
#define REV_ID_MAJOR_AR913X             0x00b0
#define REV_ID_MAJOR_AR7240             0x00c0
#define REV_ID_MAJOR_AR7241             0x0100
#define REV_ID_MAJOR_AR7242             0x1100
#define REV_ID_MAJOR_AR9330             0x0110
#define REV_ID_MAJOR_AR9331             0x1110
#define REV_ID_MAJOR_AR9341             0x0120
#define REV_ID_MAJOR_AR9342             0x1120
#define REV_ID_MAJOR_AR9344             0x2120
#define REV_ID_MAJOR_QCA9533            0x0140
#define REV_ID_MAJOR_QCA9533_V2         0x0160
#define REV_ID_MAJOR_QCA9556            0x0130
#define REV_ID_MAJOR_QCA9558            0x1130
#define REV_ID_MAJOR_TP9343             0x0150
#define REV_ID_MAJOR_QCA956X            0x1150

#define AR71XX_REV_ID_MINOR_MASK        0x3
#define AR71XX_REV_ID_MINOR_AR7130      0x0
#define AR71XX_REV_ID_MINOR_AR7141      0x1
#define AR71XX_REV_ID_MINOR_AR7161      0x2
#define AR71XX_REV_ID_REVISION_MASK     0x3
#define AR71XX_REV_ID_REVISION_SHIFT    2

#define AR913X_REV_ID_MINOR_MASK        0x3
#define AR913X_REV_ID_MINOR_AR9130      0x0
#define AR913X_REV_ID_MINOR_AR9132      0x1
#define AR913X_REV_ID_REVISION_MASK     0x3
#define AR913X_REV_ID_REVISION_SHIFT    2

#define AR933X_REV_ID_REVISION_MASK     0x3

#define AR724X_REV_ID_REVISION_MASK     0x3

#define AR934X_REV_ID_REVISION_MASK     0xf

#define QCA953X_REV_ID_REVISION_MASK    0xf

#define QCA955X_REV_ID_REVISION_MASK    0xf

#define QCA956X_REV_ID_REVISION_MASK    0xf

/*
 * SPI block
 */
#define AR71XX_SPI_REG_FS       0x00    /* Function Select */
#define AR71XX_SPI_REG_CTRL     0x04    /* SPI Control */
#define AR71XX_SPI_REG_IOC      0x08    /* SPI I/O Control */
#define AR71XX_SPI_REG_RDS      0x0c    /* Read Data Shift */

#define AR71XX_SPI_FS_GPIO      BIT(0)  /* Enable GPIO mode */

#define AR71XX_SPI_CTRL_RD      BIT(6)  /* Remap Disable */
#define AR71XX_SPI_CTRL_DIV_MASK 0x3f

#define AR71XX_SPI_IOC_DO       BIT(0)  /* Data Out pin */
#define AR71XX_SPI_IOC_CLK      BIT(8)  /* CLK pin */
#define AR71XX_SPI_IOC_CS(n)    BIT(16 + (n))
#define AR71XX_SPI_IOC_CS0      AR71XX_SPI_IOC_CS(0)
#define AR71XX_SPI_IOC_CS1      AR71XX_SPI_IOC_CS(1)
#define AR71XX_SPI_IOC_CS2      AR71XX_SPI_IOC_CS(2)
#define AR71XX_SPI_IOC_CS_ALL   (AR71XX_SPI_IOC_CS0 | AR71XX_SPI_IOC_CS1 | \
                                 AR71XX_SPI_IOC_CS2)

/*
 * GPIO block
 */
#define AR71XX_GPIO_REG_OE              0x00
#define AR71XX_GPIO_REG_IN              0x04
#define AR71XX_GPIO_REG_OUT             0x08
#define AR71XX_GPIO_REG_SET             0x0c
#define AR71XX_GPIO_REG_CLEAR           0x10
#define AR71XX_GPIO_REG_INT_MODE        0x14
#define AR71XX_GPIO_REG_INT_TYPE        0x18
#define AR71XX_GPIO_REG_INT_POLARITY    0x1c
#define AR71XX_GPIO_REG_INT_PENDING     0x20
#define AR71XX_GPIO_REG_INT_ENABLE      0x24
#define AR71XX_GPIO_REG_FUNC            0x28

#define AR934X_GPIO_REG_OUT_FUNC0       0x2c
#define AR934X_GPIO_REG_OUT_FUNC1       0x30
#define AR934X_GPIO_REG_OUT_FUNC2       0x34
#define AR934X_GPIO_REG_OUT_FUNC3       0x38
#define AR934X_GPIO_REG_OUT_FUNC4       0x3c
#define AR934X_GPIO_REG_OUT_FUNC5       0x40
#define AR934X_GPIO_REG_FUNC            0x6c

#define QCA953X_GPIO_REG_OUT_FUNC0      0x2c
#define QCA953X_GPIO_REG_OUT_FUNC1      0x30
#define QCA953X_GPIO_REG_OUT_FUNC2      0x34
#define QCA953X_GPIO_REG_OUT_FUNC3      0x38
#define QCA953X_GPIO_REG_OUT_FUNC4      0x3c
#define QCA953X_GPIO_REG_IN_ENABLE0     0x44
#define QCA953X_GPIO_REG_FUNC           0x6c

#define QCA953X_GPIO_OUT_MUX_SPI_CS1            10
#define QCA953X_GPIO_OUT_MUX_SPI_CS2            11
#define QCA953X_GPIO_OUT_MUX_SPI_CS0            9
#define QCA953X_GPIO_OUT_MUX_SPI_CLK            8
#define QCA953X_GPIO_OUT_MUX_SPI_MOSI           12
#define QCA953X_GPIO_OUT_MUX_LED_LINK1          41
#define QCA953X_GPIO_OUT_MUX_LED_LINK2          42
#define QCA953X_GPIO_OUT_MUX_LED_LINK3          43
#define QCA953X_GPIO_OUT_MUX_LED_LINK4          44
#define QCA953X_GPIO_OUT_MUX_LED_LINK5          45

#define QCA955X_GPIO_REG_OUT_FUNC0      0x2c
#define QCA955X_GPIO_REG_OUT_FUNC1      0x30
#define QCA955X_GPIO_REG_OUT_FUNC2      0x34
#define QCA955X_GPIO_REG_OUT_FUNC3      0x38
#define QCA955X_GPIO_REG_OUT_FUNC4      0x3c
#define QCA955X_GPIO_REG_OUT_FUNC5      0x40
#define QCA955X_GPIO_REG_FUNC           0x6c

#define QCA956X_GPIO_REG_OUT_FUNC0      0x2c
#define QCA956X_GPIO_REG_OUT_FUNC1      0x30
#define QCA956X_GPIO_REG_OUT_FUNC2      0x34
#define QCA956X_GPIO_REG_OUT_FUNC3      0x38
#define QCA956X_GPIO_REG_OUT_FUNC4      0x3c
#define QCA956X_GPIO_REG_OUT_FUNC5      0x40
#define QCA956X_GPIO_REG_IN_ENABLE0     0x44
#define QCA956X_GPIO_REG_IN_ENABLE3     0x50
#define QCA956X_GPIO_REG_FUNC           0x6c

#define QCA956X_GPIO_OUT_MUX_GE0_MDO    32
#define QCA956X_GPIO_OUT_MUX_GE0_MDC    33

#define AR71XX_GPIO_COUNT               16
#define AR7240_GPIO_COUNT               18
#define AR7241_GPIO_COUNT               20
#define AR913X_GPIO_COUNT               22
#define AR933X_GPIO_COUNT               30
#define AR934X_GPIO_COUNT               23
#define QCA953X_GPIO_COUNT              18
#define QCA955X_GPIO_COUNT              24
#define QCA956X_GPIO_COUNT              23

/*
 * SRIF block
 */
#define AR934X_SRIF_CPU_DPLL1_REG       0x1c0
#define AR934X_SRIF_CPU_DPLL2_REG       0x1c4
#define AR934X_SRIF_CPU_DPLL3_REG       0x1c8

#define AR934X_SRIF_DDR_DPLL1_REG       0x240
#define AR934X_SRIF_DDR_DPLL2_REG       0x244
#define AR934X_SRIF_DDR_DPLL3_REG       0x248

#define AR934X_SRIF_DPLL1_REFDIV_SHIFT  27
#define AR934X_SRIF_DPLL1_REFDIV_MASK   0x1f
#define AR934X_SRIF_DPLL1_NINT_SHIFT    18
#define AR934X_SRIF_DPLL1_NINT_MASK     0x1ff
#define AR934X_SRIF_DPLL1_NFRAC_MASK    0x0003ffff

#define AR934X_SRIF_DPLL2_LOCAL_PLL     BIT(30)
#define AR934X_SRIF_DPLL2_OUTDIV_SHIFT  13
#define AR934X_SRIF_DPLL2_OUTDIV_MASK   0x7

#define QCA953X_SRIF_CPU_DPLL1_REG      0x1c0
#define QCA953X_SRIF_CPU_DPLL2_REG      0x1c4
#define QCA953X_SRIF_CPU_DPLL3_REG      0x1c8

#define QCA953X_SRIF_DDR_DPLL1_REG      0x240
#define QCA953X_SRIF_DDR_DPLL2_REG      0x244
#define QCA953X_SRIF_DDR_DPLL3_REG      0x248

#define QCA953X_SRIF_DPLL1_REFDIV_SHIFT 27
#define QCA953X_SRIF_DPLL1_REFDIV_MASK  0x1f
#define QCA953X_SRIF_DPLL1_NINT_SHIFT   18
#define QCA953X_SRIF_DPLL1_NINT_MASK    0x1ff
#define QCA953X_SRIF_DPLL1_NFRAC_MASK   0x0003ffff

#define QCA953X_SRIF_DPLL2_LOCAL_PLL    BIT(30)
#define QCA953X_SRIF_DPLL2_OUTDIV_SHIFT 13
#define QCA953X_SRIF_DPLL2_OUTDIV_MASK  0x7

#define AR71XX_GPIO_FUNC_STEREO_EN              BIT(17)
#define AR71XX_GPIO_FUNC_SLIC_EN                BIT(16)
#define AR71XX_GPIO_FUNC_SPI_CS2_EN             BIT(13)
#define AR71XX_GPIO_FUNC_SPI_CS1_EN             BIT(12)
#define AR71XX_GPIO_FUNC_UART_EN                BIT(8)
#define AR71XX_GPIO_FUNC_USB_OC_EN              BIT(4)
#define AR71XX_GPIO_FUNC_USB_CLK_EN             BIT(0)

#define AR724X_GPIO_FUNC_GE0_MII_CLK_EN         BIT(19)
#define AR724X_GPIO_FUNC_SPI_EN                 BIT(18)
#define AR724X_GPIO_FUNC_SPI_CS_EN2             BIT(14)
#define AR724X_GPIO_FUNC_SPI_CS_EN1             BIT(13)
#define AR724X_GPIO_FUNC_CLK_OBS5_EN            BIT(12)
#define AR724X_GPIO_FUNC_CLK_OBS4_EN            BIT(11)
#define AR724X_GPIO_FUNC_CLK_OBS3_EN            BIT(10)
#define AR724X_GPIO_FUNC_CLK_OBS2_EN            BIT(9)
#define AR724X_GPIO_FUNC_CLK_OBS1_EN            BIT(8)
#define AR724X_GPIO_FUNC_ETH_SWITCH_LED4_EN     BIT(7)
#define AR724X_GPIO_FUNC_ETH_SWITCH_LED3_EN     BIT(6)
#define AR724X_GPIO_FUNC_ETH_SWITCH_LED2_EN     BIT(5)
#define AR724X_GPIO_FUNC_ETH_SWITCH_LED1_EN     BIT(4)
#define AR724X_GPIO_FUNC_ETH_SWITCH_LED0_EN     BIT(3)
#define AR724X_GPIO_FUNC_UART_RTS_CTS_EN        BIT(2)
#define AR724X_GPIO_FUNC_UART_EN                BIT(1)
#define AR724X_GPIO_FUNC_JTAG_DISABLE           BIT(0)

#define AR913X_GPIO_FUNC_WMAC_LED_EN            BIT(22)
#define AR913X_GPIO_FUNC_EXP_PORT_CS_EN         BIT(21)
#define AR913X_GPIO_FUNC_I2S_REFCLKEN           BIT(20)
#define AR913X_GPIO_FUNC_I2S_MCKEN              BIT(19)
#define AR913X_GPIO_FUNC_I2S1_EN                BIT(18)
#define AR913X_GPIO_FUNC_I2S0_EN                BIT(17)
#define AR913X_GPIO_FUNC_SLIC_EN                BIT(16)
#define AR913X_GPIO_FUNC_UART_RTSCTS_EN         BIT(9)
#define AR913X_GPIO_FUNC_UART_EN                BIT(8)
#define AR913X_GPIO_FUNC_USB_CLK_EN             BIT(4)

#define AR933X_GPIO_FUNC_SPDIF2TCK              BIT(31)
#define AR933X_GPIO_FUNC_SPDIF_EN               BIT(30)
#define AR933X_GPIO_FUNC_I2SO_22_18_EN          BIT(29)
#define AR933X_GPIO_FUNC_I2S_MCK_EN             BIT(27)
#define AR933X_GPIO_FUNC_I2SO_EN                BIT(26)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED_DUPL    BIT(25)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED_COLL    BIT(24)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED_ACT     BIT(23)
#define AR933X_GPIO_FUNC_SPI_EN                 BIT(18)
#define AR933X_GPIO_FUNC_SPI_CS_EN2             BIT(14)
#define AR933X_GPIO_FUNC_SPI_CS_EN1             BIT(13)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED4_EN     BIT(7)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED3_EN     BIT(6)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED2_EN     BIT(5)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED1_EN     BIT(4)
#define AR933X_GPIO_FUNC_ETH_SWITCH_LED0_EN     BIT(3)
#define AR933X_GPIO_FUNC_UART_RTS_CTS_EN        BIT(2)
#define AR933X_GPIO_FUNC_UART_EN                BIT(1)
#define AR933X_GPIO_FUNC_JTAG_DISABLE           BIT(0)

#define AR934X_GPIO_FUNC_CLK_OBS7_EN            BIT(9)
#define AR934X_GPIO_FUNC_CLK_OBS6_EN            BIT(8)
#define AR934X_GPIO_FUNC_CLK_OBS5_EN            BIT(7)
#define AR934X_GPIO_FUNC_CLK_OBS4_EN            BIT(6)
#define AR934X_GPIO_FUNC_CLK_OBS3_EN            BIT(5)
#define AR934X_GPIO_FUNC_CLK_OBS2_EN            BIT(4)
#define AR934X_GPIO_FUNC_CLK_OBS1_EN            BIT(3)
#define AR934X_GPIO_FUNC_CLK_OBS0_EN            BIT(2)
#define AR934X_GPIO_FUNC_JTAG_DISABLE           BIT(1)

#define AR934X_GPIO_OUT_GPIO            0
#define AR934X_GPIO_OUT_SPI_CS1 7
#define AR934X_GPIO_OUT_LED_LINK0       41
#define AR934X_GPIO_OUT_LED_LINK1       42
#define AR934X_GPIO_OUT_LED_LINK2       43
#define AR934X_GPIO_OUT_LED_LINK3       44
#define AR934X_GPIO_OUT_LED_LINK4       45
#define AR934X_GPIO_OUT_EXT_LNA0        46
#define AR934X_GPIO_OUT_EXT_LNA1        47

#define QCA955X_GPIO_FUNC_CLK_OBS7_EN           BIT(9)
#define QCA955X_GPIO_FUNC_CLK_OBS6_EN           BIT(8)
#define QCA955X_GPIO_FUNC_CLK_OBS5_EN           BIT(7)
#define QCA955X_GPIO_FUNC_CLK_OBS4_EN           BIT(6)
#define QCA955X_GPIO_FUNC_CLK_OBS3_EN           BIT(5)
#define QCA955X_GPIO_FUNC_CLK_OBS2_EN           BIT(4)
#define QCA955X_GPIO_FUNC_CLK_OBS1_EN           BIT(3)
#define QCA955X_GPIO_FUNC_JTAG_DISABLE          BIT(1)

#define QCA955X_GPIO_OUT_GPIO           0
#define QCA955X_MII_EXT_MDI             1
#define QCA955X_SLIC_DATA_OUT           3
#define QCA955X_SLIC_PCM_FS             4
#define QCA955X_SLIC_PCM_CLK            5
#define QCA955X_SPI_CLK                 8
#define QCA955X_SPI_CS_0                9
#define QCA955X_SPI_CS_1                10
#define QCA955X_SPI_CS_2                11
#define QCA955X_SPI_MISO                12
#define QCA955X_I2S_CLK                 13
#define QCA955X_I2S_WS                  14
#define QCA955X_I2S_SD                  15
#define QCA955X_I2S_MCK                 16
#define QCA955X_SPDIF_OUT               17
#define QCA955X_UART1_TD                18
#define QCA955X_UART1_RTS               19
#define QCA955X_UART1_RD                20
#define QCA955X_UART1_CTS               21
#define QCA955X_UART0_SOUT              22
#define QCA955X_SPDIF2_OUT              23
#define QCA955X_LED_SGMII_SPEED0        24
#define QCA955X_LED_SGMII_SPEED1        25
#define QCA955X_LED_SGMII_DUPLEX        26
#define QCA955X_LED_SGMII_LINK_UP       27
#define QCA955X_SGMII_SPEED0_INVERT     28
#define QCA955X_SGMII_SPEED1_INVERT     29
#define QCA955X_SGMII_DUPLEX_INVERT     30
#define QCA955X_SGMII_LINK_UP_INVERT    31
#define QCA955X_GE1_MII_MDO             32
#define QCA955X_GE1_MII_MDC             33
#define QCA955X_SWCOM2                  38
#define QCA955X_SWCOM3                  39
#define QCA955X_MAC2_GPIO               40
#define QCA955X_MAC3_GPIO               41
#define QCA955X_ATT_LED                 42
#define QCA955X_PWR_LED                 43
#define QCA955X_TX_FRAME                44
#define QCA955X_RX_CLEAR_EXTERNAL       45
#define QCA955X_LED_NETWORK_EN          46
#define QCA955X_LED_POWER_EN            47
#define QCA955X_WMAC_GLUE_WOW           68
#define QCA955X_RX_CLEAR_EXTENSION      70
#define QCA955X_CP_NAND_CS1             73
#define QCA955X_USB_SUSPEND             74
#define QCA955X_ETH_TX_ERR              75
#define QCA955X_DDR_DQ_OE               76
#define QCA955X_CLKREQ_N_EP             77
#define QCA955X_CLKREQ_N_RC             78
#define QCA955X_CLK_OBS0                79
#define QCA955X_CLK_OBS1                80
#define QCA955X_CLK_OBS2                81
#define QCA955X_CLK_OBS3                82
#define QCA955X_CLK_OBS4                83
#define QCA955X_CLK_OBS5                84

/*
 * MII_CTRL block
 */
#define AR71XX_MII_REG_MII0_CTRL        0x00
#define AR71XX_MII_REG_MII1_CTRL        0x04

#define AR71XX_MII_CTRL_IF_MASK         3
#define AR71XX_MII_CTRL_SPEED_SHIFT     4
#define AR71XX_MII_CTRL_SPEED_MASK      3
#define AR71XX_MII_CTRL_SPEED_10        0
#define AR71XX_MII_CTRL_SPEED_100       1
#define AR71XX_MII_CTRL_SPEED_1000      2

#define AR71XX_MII0_CTRL_IF_GMII        0
#define AR71XX_MII0_CTRL_IF_MII         1
#define AR71XX_MII0_CTRL_IF_RGMII       2
#define AR71XX_MII0_CTRL_IF_RMII        3

#define AR71XX_MII1_CTRL_IF_RGMII       0
#define AR71XX_MII1_CTRL_IF_RMII        1

/*
 * AR933X GMAC interface
 */
#define AR933X_GMAC_REG_ETH_CFG         0x00

#define AR933X_ETH_CFG_RGMII_GE0        BIT(0)
#define AR933X_ETH_CFG_MII_GE0          BIT(1)
#define AR933X_ETH_CFG_GMII_GE0         BIT(2)
#define AR933X_ETH_CFG_MII_GE0_MASTER   BIT(3)
#define AR933X_ETH_CFG_MII_GE0_SLAVE    BIT(4)
#define AR933X_ETH_CFG_MII_GE0_ERR_EN   BIT(5)
#define AR933X_ETH_CFG_SW_PHY_SWAP      BIT(7)
#define AR933X_ETH_CFG_SW_PHY_ADDR_SWAP BIT(8)
#define AR933X_ETH_CFG_RMII_GE0         BIT(9)
#define AR933X_ETH_CFG_RMII_GE0_SPD_10  0
#define AR933X_ETH_CFG_RMII_GE0_SPD_100 BIT(10)

/*
 * AR934X GMAC Interface
 */
#define AR934X_GMAC_REG_ETH_CFG         0x00

#define AR934X_ETH_CFG_RGMII_GMAC0      BIT(0)
#define AR934X_ETH_CFG_MII_GMAC0        BIT(1)
#define AR934X_ETH_CFG_GMII_GMAC0       BIT(2)
#define AR934X_ETH_CFG_MII_GMAC0_MASTER BIT(3)
#define AR934X_ETH_CFG_MII_GMAC0_SLAVE  BIT(4)
#define AR934X_ETH_CFG_MII_GMAC0_ERR_EN BIT(5)
#define AR934X_ETH_CFG_SW_ONLY_MODE     BIT(6)
#define AR934X_ETH_CFG_SW_PHY_SWAP      BIT(7)
#define AR934X_ETH_CFG_SW_APB_ACCESS    BIT(9)
#define AR934X_ETH_CFG_RMII_GMAC0       BIT(10)
#define AR933X_ETH_CFG_MII_CNTL_SPEED   BIT(11)
#define AR934X_ETH_CFG_RMII_GMAC0_MASTER BIT(12)
#define AR933X_ETH_CFG_SW_ACC_MSB_FIRST BIT(13)
#define AR934X_ETH_CFG_RXD_DELAY        BIT(14)
#define AR934X_ETH_CFG_RXD_DELAY_MASK   0x3
#define AR934X_ETH_CFG_RXD_DELAY_SHIFT  14
#define AR934X_ETH_CFG_RDV_DELAY        BIT(16)
#define AR934X_ETH_CFG_RDV_DELAY_MASK   0x3
#define AR934X_ETH_CFG_RDV_DELAY_SHIFT  16

/*
 * QCA953X GMAC Interface
 */
#define QCA953X_GMAC_REG_ETH_CFG                0x00

#define QCA953X_ETH_CFG_SW_ONLY_MODE            BIT(6)
#define QCA953X_ETH_CFG_SW_PHY_SWAP             BIT(7)
#define QCA953X_ETH_CFG_SW_APB_ACCESS           BIT(9)
#define QCA953X_ETH_CFG_SW_ACC_MSB_FIRST        BIT(13)

/*
 * QCA955X GMAC Interface
 */

#define QCA955X_GMAC_REG_ETH_CFG        0x00
#define QCA955X_GMAC_REG_SGMII_SERDES   0x18

#define QCA955X_ETH_CFG_RGMII_EN        BIT(0)
#define QCA955X_ETH_CFG_MII_GE0         BIT(1)
#define QCA955X_ETH_CFG_GMII_GE0        BIT(2)
#define QCA955X_ETH_CFG_MII_GE0_MASTER  BIT(3)
#define QCA955X_ETH_CFG_MII_GE0_SLAVE   BIT(4)
#define QCA955X_ETH_CFG_GE0_ERR_EN      BIT(5)
#define QCA955X_ETH_CFG_GE0_SGMII       BIT(6)
#define QCA955X_ETH_CFG_RMII_GE0        BIT(10)
#define QCA955X_ETH_CFG_MII_CNTL_SPEED  BIT(11)
#define QCA955X_ETH_CFG_RMII_GE0_MASTER BIT(12)
#define QCA955X_ETH_CFG_RXD_DELAY_MASK  0x3
#define QCA955X_ETH_CFG_RXD_DELAY_SHIFT 14
#define QCA955X_ETH_CFG_RDV_DELAY       BIT(16)
#define QCA955X_ETH_CFG_RDV_DELAY_MASK  0x3
#define QCA955X_ETH_CFG_RDV_DELAY_SHIFT 16
#define QCA955X_ETH_CFG_TXD_DELAY_MASK  0x3
#define QCA955X_ETH_CFG_TXD_DELAY_SHIFT 18
#define QCA955X_ETH_CFG_TXE_DELAY_MASK  0x3
#define QCA955X_ETH_CFG_TXE_DELAY_SHIFT 20

#define QCA955X_SGMII_SERDES_LOCK_DETECT_STATUS BIT(15)
#define QCA955X_SGMII_SERDES_RES_CALIBRATION_SHIFT 23
#define QCA955X_SGMII_SERDES_RES_CALIBRATION_MASK 0xf
/*
 * QCA956X GMAC Interface
 */

#define QCA956X_GMAC_REG_ETH_CFG        0x00
#define QCA956X_GMAC_REG_SGMII_RESET    0x14
#define QCA956X_GMAC_REG_SGMII_SERDES   0x18
#define QCA956X_GMAC_REG_MR_AN_CONTROL  0x1c
#define QCA956X_GMAC_REG_SGMII_CONFIG   0x34
#define QCA956X_GMAC_REG_SGMII_DEBUG    0x58

#define QCA956X_ETH_CFG_RGMII_EN                BIT(0)
#define QCA956X_ETH_CFG_GE0_SGMII               BIT(6)
#define QCA956X_ETH_CFG_SW_ONLY_MODE            BIT(7)
#define QCA956X_ETH_CFG_SW_PHY_SWAP             BIT(8)
#define QCA956X_ETH_CFG_SW_PHY_ADDR_SWAP        BIT(9)
#define QCA956X_ETH_CFG_SW_APB_ACCESS           BIT(10)
#define QCA956X_ETH_CFG_SW_ACC_MSB_FIRST        BIT(13)
#define QCA956X_ETH_CFG_RXD_DELAY_MASK          0x3
#define QCA956X_ETH_CFG_RXD_DELAY_SHIFT         14
#define QCA956X_ETH_CFG_RDV_DELAY_MASK          0x3
#define QCA956X_ETH_CFG_RDV_DELAY_SHIFT         16

#define QCA956X_SGMII_RESET_RX_CLK_N_RESET      0x0
#define QCA956X_SGMII_RESET_RX_CLK_N            BIT(0)
#define QCA956X_SGMII_RESET_TX_CLK_N            BIT(1)
#define QCA956X_SGMII_RESET_RX_125M_N           BIT(2)
#define QCA956X_SGMII_RESET_TX_125M_N           BIT(3)
#define QCA956X_SGMII_RESET_HW_RX_125M_N        BIT(4)

#define QCA956X_SGMII_SERDES_CDR_BW_MASK        0x3
#define QCA956X_SGMII_SERDES_CDR_BW_SHIFT       1
#define QCA956X_SGMII_SERDES_TX_DR_CTRL_MASK    0x7
#define QCA956X_SGMII_SERDES_TX_DR_CTRL_SHIFT   4
#define QCA956X_SGMII_SERDES_PLL_BW             BIT(8)
#define QCA956X_SGMII_SERDES_VCO_FAST           BIT(9)
#define QCA956X_SGMII_SERDES_VCO_SLOW           BIT(10)
#define QCA956X_SGMII_SERDES_LOCK_DETECT_STATUS BIT(15)
#define QCA956X_SGMII_SERDES_EN_SIGNAL_DETECT   BIT(16)
#define QCA956X_SGMII_SERDES_FIBER_SDO          BIT(17)
#define QCA956X_SGMII_SERDES_RES_CALIBRATION_SHIFT 23
#define QCA956X_SGMII_SERDES_RES_CALIBRATION_MASK 0xf
#define QCA956X_SGMII_SERDES_VCO_REG_SHIFT      27
#define QCA956X_SGMII_SERDES_VCO_REG_MASK       0xf

#define QCA956X_MR_AN_CONTROL_AN_ENABLE         BIT(12)
#define QCA956X_MR_AN_CONTROL_PHY_RESET         BIT(15)

#define QCA956X_SGMII_CONFIG_MODE_CTRL_SHIFT    0
#define QCA956X_SGMII_CONFIG_MODE_CTRL_MASK     0x7

#endif /* __ASM_MACH_AR71XX_REGS_H */