1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Device tree source for the Emerson/Artesyn MVME2500
5 * Copyright 2014 Elettra-Sincrotrone Trieste S.C.p.A.
7 * Based on: P2020 DS Device Tree Source
8 * Copyright 2009 Freescale Semiconductor Inc.
11 /include/ "p2020si-pre.dtsi"
15 compatible = "artesyn,MVME2500";
25 device_type = "memory";
29 ranges = <0x0 0 0xffe00000 0x100000>;
33 compatible = "adi,adt7461";
38 compatible = "dallas,ds1337";
40 interrupts = <8 1 0 0>;
44 compatible = "atmel,24c64";
49 compatible = "atmel,24c512";
54 compatible = "atmel,24c512";
59 compatible = "atmel,24c02";
66 fsl,espi-num-chipselects = <2>;
69 compatible = "atmel,at25df641", "jedec,spi-nor";
71 spi-max-frequency = <10000000>;
74 compatible = "atmel,at25df641", "jedec,spi-nor";
76 spi-max-frequency = <10000000>;
85 enet0: ethernet@24000 {
88 phy-connection-type = "rgmii-id";
92 phy1: ethernet-phy@1 {
93 compatible = "brcm,bcm54616S";
94 interrupts = <6 1 0 0>;
98 phy2: ethernet-phy@2 {
99 compatible = "brcm,bcm54616S";
100 interrupts = <6 1 0 0>;
104 phy3: ethernet-phy@3 {
105 compatible = "brcm,bcm54616S";
106 interrupts = <5 1 0 0>;
110 phy7: ethernet-phy@7 {
111 compatible = "brcm,bcm54616S";
112 interrupts = <7 1 0 0>;
118 device_type = "tbi-phy";
122 enet1: ethernet@25000 {
123 tbi-handle = <&tbi1>;
124 phy-handle = <&phy7>;
125 phy-connection-type = "rgmii-id";
131 device_type = "tbi-phy";
135 enet2: ethernet@26000 {
136 tbi-handle = <&tbi2>;
137 phy-handle = <&phy3>;
138 phy-connection-type = "rgmii-id";
144 device_type = "tbi-phy";
149 lbc: localbus@ffe05000 {
150 reg = <0 0xffe05000 0 0x1000>;
152 ranges = <0x0 0x0 0x0 0xfff00000 0x00080000
153 0x1 0x0 0x0 0xffc40000 0x00010000
154 0x2 0x0 0x0 0xffc50000 0x00010000
155 0x3 0x0 0x0 0xffc60000 0x00010000
156 0x4 0x0 0x0 0xffc70000 0x00010000
157 0x6 0x0 0x0 0xffc80000 0x00010000
158 0x5 0x0 0x0 0xffdf0000 0x00008000>;
160 serial2: serial@1,0 {
161 device_type = "serial";
162 compatible = "ns16550";
163 reg = <0x1 0x0 0x100>;
164 clock-frequency = <1843200>;
165 interrupts = <11 2 0 0>;
168 serial3: serial@2,0 {
169 device_type = "serial";
170 compatible = "ns16550";
171 reg = <0x2 0x0 0x100>;
172 clock-frequency = <1843200>;
173 interrupts = <1 2 0 0>;
176 serial4: serial@3,0 {
177 device_type = "serial";
178 compatible = "ns16550";
179 reg = <0x3 0x0 0x100>;
180 clock-frequency = <1843200>;
181 interrupts = <2 2 0 0>;
184 serial5: serial@4,0 {
185 device_type = "serial";
186 compatible = "ns16550";
187 reg = <0x4 0x0 0x100>;
188 clock-frequency = <1843200>;
189 interrupts = <3 2 0 0>;
193 compatible = "everspin,mram", "mtd-ram";
194 reg = <0x0 0x0 0x80000>;
199 compatible = "artesyn,mvme2500-fpga";
200 reg = <0x5 0x0 0x01000>;
204 compatible = "artesyn,mvme2500-cpld";
205 reg = <0x6 0x0 0x10000>;
206 interrupts = <9 1 0 0>;
210 pci0: pcie@ffe08000 {
211 reg = <0 0xffe08000 0 0x1000>;
212 ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
213 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
215 ranges = <0x2000000 0x0 0x80000000
216 0x2000000 0x0 0x80000000
225 pci1: pcie@ffe09000 {
226 reg = <0 0xffe09000 0 0x1000>;
227 ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
228 0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
230 ranges = <0x2000000 0x0 0xa0000000
231 0x2000000 0x0 0xa0000000
241 pci2: pcie@ffe0a000 {
242 reg = <0 0xffe0a000 0 0x1000>;
243 ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
244 0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
246 ranges = <0x2000000 0x0 0xc0000000
247 0x2000000 0x0 0xc0000000
257 /include/ "p2020si-post.dtsi"
270 compatible = "fsl,p2020-esdhc", "fsl,esdhc";