?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
treewide: remove redundant IS_ERR() before error code check
[linux/fpc-iii.git] / drivers / dma / coh901318.c
blobe51d836afcc7765d37ad5b084404aeebd13a8d69
1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3 * driver/dma/coh901318.c
4 *
5 * Copyright (C) 2007-2009 ST-Ericsson
6 * DMA driver for COH 901 318
7 * Author: Per Friden <per.friden@stericsson.com>
8 */
9
10 #include <linux/init.h>
11 #include <linux/module.h>
12 #include <linux/kernel.h> /* printk() */
13 #include <linux/fs.h> /* everything... */
14 #include <linux/scatterlist.h>
15 #include <linux/slab.h> /* kmalloc() */
16 #include <linux/dmaengine.h>
17 #include <linux/platform_device.h>
18 #include <linux/device.h>
19 #include <linux/irqreturn.h>
20 #include <linux/interrupt.h>
21 #include <linux/io.h>
22 #include <linux/uaccess.h>
23 #include <linux/debugfs.h>
24 #include <linux/platform_data/dma-coh901318.h>
25 #include <linux/of_dma.h>
26
27 #include "coh901318.h"
28 #include "dmaengine.h"
29
30 #define COH901318_MOD32_MASK (0x1F)
31 #define COH901318_WORD_MASK (0xFFFFFFFF)
32 /* INT_STATUS - Interrupt Status Registers 32bit (R/-) */
33 #define COH901318_INT_STATUS1 (0x0000)
34 #define COH901318_INT_STATUS2 (0x0004)
35 /* TC_INT_STATUS - Terminal Count Interrupt Status Registers 32bit (R/-) */
36 #define COH901318_TC_INT_STATUS1 (0x0008)
37 #define COH901318_TC_INT_STATUS2 (0x000C)
38 /* TC_INT_CLEAR - Terminal Count Interrupt Clear Registers 32bit (-/W) */
39 #define COH901318_TC_INT_CLEAR1 (0x0010)
40 #define COH901318_TC_INT_CLEAR2 (0x0014)
41 /* RAW_TC_INT_STATUS - Raw Term Count Interrupt Status Registers 32bit (R/-) */
42 #define COH901318_RAW_TC_INT_STATUS1 (0x0018)
43 #define COH901318_RAW_TC_INT_STATUS2 (0x001C)
44 /* BE_INT_STATUS - Bus Error Interrupt Status Registers 32bit (R/-) */
45 #define COH901318_BE_INT_STATUS1 (0x0020)
46 #define COH901318_BE_INT_STATUS2 (0x0024)
47 /* BE_INT_CLEAR - Bus Error Interrupt Clear Registers 32bit (-/W) */
48 #define COH901318_BE_INT_CLEAR1 (0x0028)
49 #define COH901318_BE_INT_CLEAR2 (0x002C)
50 /* RAW_BE_INT_STATUS - Raw Term Count Interrupt Status Registers 32bit (R/-) */
51 #define COH901318_RAW_BE_INT_STATUS1 (0x0030)
52 #define COH901318_RAW_BE_INT_STATUS2 (0x0034)
53
54 /*
55 * CX_CFG - Channel Configuration Registers 32bit (R/W)
56 */
57 #define COH901318_CX_CFG (0x0100)
58 #define COH901318_CX_CFG_SPACING (0x04)
59 /* Channel enable activates tha dma job */
60 #define COH901318_CX_CFG_CH_ENABLE (0x00000001)
61 #define COH901318_CX_CFG_CH_DISABLE (0x00000000)
62 /* Request Mode */
63 #define COH901318_CX_CFG_RM_MASK (0x00000006)
64 #define COH901318_CX_CFG_RM_MEMORY_TO_MEMORY (0x0 << 1)
65 #define COH901318_CX_CFG_RM_PRIMARY_TO_MEMORY (0x1 << 1)
66 #define COH901318_CX_CFG_RM_MEMORY_TO_PRIMARY (0x1 << 1)
67 #define COH901318_CX_CFG_RM_PRIMARY_TO_SECONDARY (0x3 << 1)
68 #define COH901318_CX_CFG_RM_SECONDARY_TO_PRIMARY (0x3 << 1)
69 /* Linked channel request field. RM must == 11 */
70 #define COH901318_CX_CFG_LCRF_SHIFT 3
71 #define COH901318_CX_CFG_LCRF_MASK (0x000001F8)
72 #define COH901318_CX_CFG_LCR_DISABLE (0x00000000)
73 /* Terminal Counter Interrupt Request Mask */
74 #define COH901318_CX_CFG_TC_IRQ_ENABLE (0x00000200)
75 #define COH901318_CX_CFG_TC_IRQ_DISABLE (0x00000000)
76 /* Bus Error interrupt Mask */
77 #define COH901318_CX_CFG_BE_IRQ_ENABLE (0x00000400)
78 #define COH901318_CX_CFG_BE_IRQ_DISABLE (0x00000000)
79
80 /*
81 * CX_STAT - Channel Status Registers 32bit (R/-)
82 */
83 #define COH901318_CX_STAT (0x0200)
84 #define COH901318_CX_STAT_SPACING (0x04)
85 #define COH901318_CX_STAT_RBE_IRQ_IND (0x00000008)
86 #define COH901318_CX_STAT_RTC_IRQ_IND (0x00000004)
87 #define COH901318_CX_STAT_ACTIVE (0x00000002)
88 #define COH901318_CX_STAT_ENABLED (0x00000001)
89
90 /*
91 * CX_CTRL - Channel Control Registers 32bit (R/W)
92 */
93 #define COH901318_CX_CTRL (0x0400)
94 #define COH901318_CX_CTRL_SPACING (0x10)
95 /* Transfer Count Enable */
96 #define COH901318_CX_CTRL_TC_ENABLE (0x00001000)
97 #define COH901318_CX_CTRL_TC_DISABLE (0x00000000)
98 /* Transfer Count Value 0 - 4095 */
99 #define COH901318_CX_CTRL_TC_VALUE_MASK (0x00000FFF)
100 /* Burst count */
101 #define COH901318_CX_CTRL_BURST_COUNT_MASK (0x0000E000)
102 #define COH901318_CX_CTRL_BURST_COUNT_64_BYTES (0x7 << 13)
103 #define COH901318_CX_CTRL_BURST_COUNT_48_BYTES (0x6 << 13)
104 #define COH901318_CX_CTRL_BURST_COUNT_32_BYTES (0x5 << 13)
105 #define COH901318_CX_CTRL_BURST_COUNT_16_BYTES (0x4 << 13)
106 #define COH901318_CX_CTRL_BURST_COUNT_8_BYTES (0x3 << 13)
107 #define COH901318_CX_CTRL_BURST_COUNT_4_BYTES (0x2 << 13)
108 #define COH901318_CX_CTRL_BURST_COUNT_2_BYTES (0x1 << 13)
109 #define COH901318_CX_CTRL_BURST_COUNT_1_BYTE (0x0 << 13)
110 /* Source bus size */
111 #define COH901318_CX_CTRL_SRC_BUS_SIZE_MASK (0x00030000)
112 #define COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS (0x2 << 16)
113 #define COH901318_CX_CTRL_SRC_BUS_SIZE_16_BITS (0x1 << 16)
114 #define COH901318_CX_CTRL_SRC_BUS_SIZE_8_BITS (0x0 << 16)
115 /* Source address increment */
116 #define COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE (0x00040000)
117 #define COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE (0x00000000)
118 /* Destination Bus Size */
119 #define COH901318_CX_CTRL_DST_BUS_SIZE_MASK (0x00180000)
120 #define COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS (0x2 << 19)
121 #define COH901318_CX_CTRL_DST_BUS_SIZE_16_BITS (0x1 << 19)
122 #define COH901318_CX_CTRL_DST_BUS_SIZE_8_BITS (0x0 << 19)
123 /* Destination address increment */
124 #define COH901318_CX_CTRL_DST_ADDR_INC_ENABLE (0x00200000)
125 #define COH901318_CX_CTRL_DST_ADDR_INC_DISABLE (0x00000000)
126 /* Master Mode (Master2 is only connected to MSL) */
127 #define COH901318_CX_CTRL_MASTER_MODE_MASK (0x00C00000)
128 #define COH901318_CX_CTRL_MASTER_MODE_M2R_M1W (0x3 << 22)
129 #define COH901318_CX_CTRL_MASTER_MODE_M1R_M2W (0x2 << 22)
130 #define COH901318_CX_CTRL_MASTER_MODE_M2RW (0x1 << 22)
131 #define COH901318_CX_CTRL_MASTER_MODE_M1RW (0x0 << 22)
132 /* Terminal Count flag to PER enable */
133 #define COH901318_CX_CTRL_TCP_ENABLE (0x01000000)
134 #define COH901318_CX_CTRL_TCP_DISABLE (0x00000000)
135 /* Terminal Count flags to CPU enable */
136 #define COH901318_CX_CTRL_TC_IRQ_ENABLE (0x02000000)
137 #define COH901318_CX_CTRL_TC_IRQ_DISABLE (0x00000000)
138 /* Hand shake to peripheral */
139 #define COH901318_CX_CTRL_HSP_ENABLE (0x04000000)
140 #define COH901318_CX_CTRL_HSP_DISABLE (0x00000000)
141 #define COH901318_CX_CTRL_HSS_ENABLE (0x08000000)
142 #define COH901318_CX_CTRL_HSS_DISABLE (0x00000000)
143 /* DMA mode */
144 #define COH901318_CX_CTRL_DDMA_MASK (0x30000000)
145 #define COH901318_CX_CTRL_DDMA_LEGACY (0x0 << 28)
146 #define COH901318_CX_CTRL_DDMA_DEMAND_DMA1 (0x1 << 28)
147 #define COH901318_CX_CTRL_DDMA_DEMAND_DMA2 (0x2 << 28)
148 /* Primary Request Data Destination */
149 #define COH901318_CX_CTRL_PRDD_MASK (0x40000000)
150 #define COH901318_CX_CTRL_PRDD_DEST (0x1 << 30)
151 #define COH901318_CX_CTRL_PRDD_SOURCE (0x0 << 30)
152
153 /*
154 * CX_SRC_ADDR - Channel Source Address Registers 32bit (R/W)
155 */
156 #define COH901318_CX_SRC_ADDR (0x0404)
157 #define COH901318_CX_SRC_ADDR_SPACING (0x10)
158
159 /*
160 * CX_DST_ADDR - Channel Destination Address Registers 32bit R/W
161 */
162 #define COH901318_CX_DST_ADDR (0x0408)
163 #define COH901318_CX_DST_ADDR_SPACING (0x10)
164
165 /*
166 * CX_LNK_ADDR - Channel Link Address Registers 32bit (R/W)
167 */
168 #define COH901318_CX_LNK_ADDR (0x040C)
169 #define COH901318_CX_LNK_ADDR_SPACING (0x10)
170 #define COH901318_CX_LNK_LINK_IMMEDIATE (0x00000001)
171
172 /**
173 * struct coh901318_params - parameters for DMAC configuration
174 * @config: DMA config register
175 * @ctrl_lli_last: DMA control register for the last lli in the list
176 * @ctrl_lli: DMA control register for an lli
177 * @ctrl_lli_chained: DMA control register for a chained lli
178 */
179 struct coh901318_params {
180 u32 config;
181 u32 ctrl_lli_last;
182 u32 ctrl_lli;
183 u32 ctrl_lli_chained;
184 };
185
186 /**
187 * struct coh_dma_channel - dma channel base
188 * @name: ascii name of dma channel
189 * @number: channel id number
190 * @desc_nbr_max: number of preallocated descriptors
191 * @priority_high: prio of channel, 0 low otherwise high.
192 * @param: configuration parameters
193 */
194 struct coh_dma_channel {
195 const char name[32];
196 const int number;
197 const int desc_nbr_max;
198 const int priority_high;
199 const struct coh901318_params param;
200 };
201
202 /**
203 * struct powersave - DMA power save structure
204 * @lock: lock protecting data in this struct
205 * @started_channels: bit mask indicating active dma channels
206 */
207 struct powersave {
208 spinlock_t lock;
209 u64 started_channels;
210 };
211
212 /* points out all dma slave channels.
213 * Syntax is [A1, B1, A2, B2, .... ,-1,-1]
214 * Select all channels from A to B, end of list is marked with -1,-1
215 */
216 static int dma_slave_channels[] = {
217 U300_DMA_MSL_TX_0, U300_DMA_SPI_RX,
218 U300_DMA_UART1_TX, U300_DMA_UART1_RX, -1, -1};
219
220 /* points out all dma memcpy channels. */
221 static int dma_memcpy_channels[] = {
222 U300_DMA_GENERAL_PURPOSE_0, U300_DMA_GENERAL_PURPOSE_8, -1, -1};
223
224 #define flags_memcpy_config (COH901318_CX_CFG_CH_DISABLE | \
225 COH901318_CX_CFG_RM_MEMORY_TO_MEMORY | \
226 COH901318_CX_CFG_LCR_DISABLE | \
227 COH901318_CX_CFG_TC_IRQ_ENABLE | \
228 COH901318_CX_CFG_BE_IRQ_ENABLE)
229 #define flags_memcpy_lli_chained (COH901318_CX_CTRL_TC_ENABLE | \
230 COH901318_CX_CTRL_BURST_COUNT_32_BYTES | \
231 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS | \
232 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE | \
233 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS | \
234 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE | \
235 COH901318_CX_CTRL_MASTER_MODE_M1RW | \
236 COH901318_CX_CTRL_TCP_DISABLE | \
237 COH901318_CX_CTRL_TC_IRQ_DISABLE | \
238 COH901318_CX_CTRL_HSP_DISABLE | \
239 COH901318_CX_CTRL_HSS_DISABLE | \
240 COH901318_CX_CTRL_DDMA_LEGACY | \
241 COH901318_CX_CTRL_PRDD_SOURCE)
242 #define flags_memcpy_lli (COH901318_CX_CTRL_TC_ENABLE | \
243 COH901318_CX_CTRL_BURST_COUNT_32_BYTES | \
244 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS | \
245 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE | \
246 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS | \
247 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE | \
248 COH901318_CX_CTRL_MASTER_MODE_M1RW | \
249 COH901318_CX_CTRL_TCP_DISABLE | \
250 COH901318_CX_CTRL_TC_IRQ_DISABLE | \
251 COH901318_CX_CTRL_HSP_DISABLE | \
252 COH901318_CX_CTRL_HSS_DISABLE | \
253 COH901318_CX_CTRL_DDMA_LEGACY | \
254 COH901318_CX_CTRL_PRDD_SOURCE)
255 #define flags_memcpy_lli_last (COH901318_CX_CTRL_TC_ENABLE | \
256 COH901318_CX_CTRL_BURST_COUNT_32_BYTES | \
257 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS | \
258 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE | \
259 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS | \
260 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE | \
261 COH901318_CX_CTRL_MASTER_MODE_M1RW | \
262 COH901318_CX_CTRL_TCP_DISABLE | \
263 COH901318_CX_CTRL_TC_IRQ_ENABLE | \
264 COH901318_CX_CTRL_HSP_DISABLE | \
265 COH901318_CX_CTRL_HSS_DISABLE | \
266 COH901318_CX_CTRL_DDMA_LEGACY | \
267 COH901318_CX_CTRL_PRDD_SOURCE)
268
269 static const struct coh_dma_channel chan_config[U300_DMA_CHANNELS] = {
270 {
271 .number = U300_DMA_MSL_TX_0,
272 .name = "MSL TX 0",
273 .priority_high = 0,
274 },
275 {
276 .number = U300_DMA_MSL_TX_1,
277 .name = "MSL TX 1",
278 .priority_high = 0,
279 .param.config = COH901318_CX_CFG_CH_DISABLE |
280 COH901318_CX_CFG_LCR_DISABLE |
281 COH901318_CX_CFG_TC_IRQ_ENABLE |
282 COH901318_CX_CFG_BE_IRQ_ENABLE,
283 .param.ctrl_lli_chained = 0 |
284 COH901318_CX_CTRL_TC_ENABLE |
285 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
286 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
287 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
288 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
289 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
290 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
291 COH901318_CX_CTRL_TCP_DISABLE |
292 COH901318_CX_CTRL_TC_IRQ_DISABLE |
293 COH901318_CX_CTRL_HSP_ENABLE |
294 COH901318_CX_CTRL_HSS_DISABLE |
295 COH901318_CX_CTRL_DDMA_LEGACY |
296 COH901318_CX_CTRL_PRDD_SOURCE,
297 .param.ctrl_lli = 0 |
298 COH901318_CX_CTRL_TC_ENABLE |
299 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
300 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
301 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
302 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
303 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
304 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
305 COH901318_CX_CTRL_TCP_ENABLE |
306 COH901318_CX_CTRL_TC_IRQ_DISABLE |
307 COH901318_CX_CTRL_HSP_ENABLE |
308 COH901318_CX_CTRL_HSS_DISABLE |
309 COH901318_CX_CTRL_DDMA_LEGACY |
310 COH901318_CX_CTRL_PRDD_SOURCE,
311 .param.ctrl_lli_last = 0 |
312 COH901318_CX_CTRL_TC_ENABLE |
313 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
314 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
315 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
316 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
317 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
318 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
319 COH901318_CX_CTRL_TCP_ENABLE |
320 COH901318_CX_CTRL_TC_IRQ_ENABLE |
321 COH901318_CX_CTRL_HSP_ENABLE |
322 COH901318_CX_CTRL_HSS_DISABLE |
323 COH901318_CX_CTRL_DDMA_LEGACY |
324 COH901318_CX_CTRL_PRDD_SOURCE,
325 },
326 {
327 .number = U300_DMA_MSL_TX_2,
328 .name = "MSL TX 2",
329 .priority_high = 0,
330 .param.config = COH901318_CX_CFG_CH_DISABLE |
331 COH901318_CX_CFG_LCR_DISABLE |
332 COH901318_CX_CFG_TC_IRQ_ENABLE |
333 COH901318_CX_CFG_BE_IRQ_ENABLE,
334 .param.ctrl_lli_chained = 0 |
335 COH901318_CX_CTRL_TC_ENABLE |
336 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
337 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
338 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
339 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
340 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
341 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
342 COH901318_CX_CTRL_TCP_DISABLE |
343 COH901318_CX_CTRL_TC_IRQ_DISABLE |
344 COH901318_CX_CTRL_HSP_ENABLE |
345 COH901318_CX_CTRL_HSS_DISABLE |
346 COH901318_CX_CTRL_DDMA_LEGACY |
347 COH901318_CX_CTRL_PRDD_SOURCE,
348 .param.ctrl_lli = 0 |
349 COH901318_CX_CTRL_TC_ENABLE |
350 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
351 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
352 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
353 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
354 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
355 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
356 COH901318_CX_CTRL_TCP_ENABLE |
357 COH901318_CX_CTRL_TC_IRQ_DISABLE |
358 COH901318_CX_CTRL_HSP_ENABLE |
359 COH901318_CX_CTRL_HSS_DISABLE |
360 COH901318_CX_CTRL_DDMA_LEGACY |
361 COH901318_CX_CTRL_PRDD_SOURCE,
362 .param.ctrl_lli_last = 0 |
363 COH901318_CX_CTRL_TC_ENABLE |
364 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
365 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
366 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
367 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
368 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
369 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
370 COH901318_CX_CTRL_TCP_ENABLE |
371 COH901318_CX_CTRL_TC_IRQ_ENABLE |
372 COH901318_CX_CTRL_HSP_ENABLE |
373 COH901318_CX_CTRL_HSS_DISABLE |
374 COH901318_CX_CTRL_DDMA_LEGACY |
375 COH901318_CX_CTRL_PRDD_SOURCE,
376 .desc_nbr_max = 10,
377 },
378 {
379 .number = U300_DMA_MSL_TX_3,
380 .name = "MSL TX 3",
381 .priority_high = 0,
382 .param.config = COH901318_CX_CFG_CH_DISABLE |
383 COH901318_CX_CFG_LCR_DISABLE |
384 COH901318_CX_CFG_TC_IRQ_ENABLE |
385 COH901318_CX_CFG_BE_IRQ_ENABLE,
386 .param.ctrl_lli_chained = 0 |
387 COH901318_CX_CTRL_TC_ENABLE |
388 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
389 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
390 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
391 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
392 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
393 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
394 COH901318_CX_CTRL_TCP_DISABLE |
395 COH901318_CX_CTRL_TC_IRQ_DISABLE |
396 COH901318_CX_CTRL_HSP_ENABLE |
397 COH901318_CX_CTRL_HSS_DISABLE |
398 COH901318_CX_CTRL_DDMA_LEGACY |
399 COH901318_CX_CTRL_PRDD_SOURCE,
400 .param.ctrl_lli = 0 |
401 COH901318_CX_CTRL_TC_ENABLE |
402 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
403 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
404 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
405 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
406 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
407 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
408 COH901318_CX_CTRL_TCP_ENABLE |
409 COH901318_CX_CTRL_TC_IRQ_DISABLE |
410 COH901318_CX_CTRL_HSP_ENABLE |
411 COH901318_CX_CTRL_HSS_DISABLE |
412 COH901318_CX_CTRL_DDMA_LEGACY |
413 COH901318_CX_CTRL_PRDD_SOURCE,
414 .param.ctrl_lli_last = 0 |
415 COH901318_CX_CTRL_TC_ENABLE |
416 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
417 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
418 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
419 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
420 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
421 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
422 COH901318_CX_CTRL_TCP_ENABLE |
423 COH901318_CX_CTRL_TC_IRQ_ENABLE |
424 COH901318_CX_CTRL_HSP_ENABLE |
425 COH901318_CX_CTRL_HSS_DISABLE |
426 COH901318_CX_CTRL_DDMA_LEGACY |
427 COH901318_CX_CTRL_PRDD_SOURCE,
428 },
429 {
430 .number = U300_DMA_MSL_TX_4,
431 .name = "MSL TX 4",
432 .priority_high = 0,
433 .param.config = COH901318_CX_CFG_CH_DISABLE |
434 COH901318_CX_CFG_LCR_DISABLE |
435 COH901318_CX_CFG_TC_IRQ_ENABLE |
436 COH901318_CX_CFG_BE_IRQ_ENABLE,
437 .param.ctrl_lli_chained = 0 |
438 COH901318_CX_CTRL_TC_ENABLE |
439 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
440 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
441 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
442 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
443 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
444 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
445 COH901318_CX_CTRL_TCP_DISABLE |
446 COH901318_CX_CTRL_TC_IRQ_DISABLE |
447 COH901318_CX_CTRL_HSP_ENABLE |
448 COH901318_CX_CTRL_HSS_DISABLE |
449 COH901318_CX_CTRL_DDMA_LEGACY |
450 COH901318_CX_CTRL_PRDD_SOURCE,
451 .param.ctrl_lli = 0 |
452 COH901318_CX_CTRL_TC_ENABLE |
453 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
454 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
455 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
456 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
457 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
458 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
459 COH901318_CX_CTRL_TCP_ENABLE |
460 COH901318_CX_CTRL_TC_IRQ_DISABLE |
461 COH901318_CX_CTRL_HSP_ENABLE |
462 COH901318_CX_CTRL_HSS_DISABLE |
463 COH901318_CX_CTRL_DDMA_LEGACY |
464 COH901318_CX_CTRL_PRDD_SOURCE,
465 .param.ctrl_lli_last = 0 |
466 COH901318_CX_CTRL_TC_ENABLE |
467 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
468 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
469 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
470 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
471 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
472 COH901318_CX_CTRL_MASTER_MODE_M1R_M2W |
473 COH901318_CX_CTRL_TCP_ENABLE |
474 COH901318_CX_CTRL_TC_IRQ_ENABLE |
475 COH901318_CX_CTRL_HSP_ENABLE |
476 COH901318_CX_CTRL_HSS_DISABLE |
477 COH901318_CX_CTRL_DDMA_LEGACY |
478 COH901318_CX_CTRL_PRDD_SOURCE,
479 },
480 {
481 .number = U300_DMA_MSL_TX_5,
482 .name = "MSL TX 5",
483 .priority_high = 0,
484 },
485 {
486 .number = U300_DMA_MSL_TX_6,
487 .name = "MSL TX 6",
488 .priority_high = 0,
489 },
490 {
491 .number = U300_DMA_MSL_RX_0,
492 .name = "MSL RX 0",
493 .priority_high = 0,
494 },
495 {
496 .number = U300_DMA_MSL_RX_1,
497 .name = "MSL RX 1",
498 .priority_high = 0,
499 .param.config = COH901318_CX_CFG_CH_DISABLE |
500 COH901318_CX_CFG_LCR_DISABLE |
501 COH901318_CX_CFG_TC_IRQ_ENABLE |
502 COH901318_CX_CFG_BE_IRQ_ENABLE,
503 .param.ctrl_lli_chained = 0 |
504 COH901318_CX_CTRL_TC_ENABLE |
505 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
506 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
507 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
508 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
509 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
510 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
511 COH901318_CX_CTRL_TCP_DISABLE |
512 COH901318_CX_CTRL_TC_IRQ_DISABLE |
513 COH901318_CX_CTRL_HSP_ENABLE |
514 COH901318_CX_CTRL_HSS_DISABLE |
515 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
516 COH901318_CX_CTRL_PRDD_DEST,
517 .param.ctrl_lli = 0,
518 .param.ctrl_lli_last = 0 |
519 COH901318_CX_CTRL_TC_ENABLE |
520 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
521 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
522 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
523 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
524 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
525 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
526 COH901318_CX_CTRL_TCP_DISABLE |
527 COH901318_CX_CTRL_TC_IRQ_ENABLE |
528 COH901318_CX_CTRL_HSP_ENABLE |
529 COH901318_CX_CTRL_HSS_DISABLE |
530 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
531 COH901318_CX_CTRL_PRDD_DEST,
532 },
533 {
534 .number = U300_DMA_MSL_RX_2,
535 .name = "MSL RX 2",
536 .priority_high = 0,
537 .param.config = COH901318_CX_CFG_CH_DISABLE |
538 COH901318_CX_CFG_LCR_DISABLE |
539 COH901318_CX_CFG_TC_IRQ_ENABLE |
540 COH901318_CX_CFG_BE_IRQ_ENABLE,
541 .param.ctrl_lli_chained = 0 |
542 COH901318_CX_CTRL_TC_ENABLE |
543 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
544 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
545 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
546 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
547 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
548 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
549 COH901318_CX_CTRL_TCP_DISABLE |
550 COH901318_CX_CTRL_TC_IRQ_DISABLE |
551 COH901318_CX_CTRL_HSP_ENABLE |
552 COH901318_CX_CTRL_HSS_DISABLE |
553 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
554 COH901318_CX_CTRL_PRDD_DEST,
555 .param.ctrl_lli = 0 |
556 COH901318_CX_CTRL_TC_ENABLE |
557 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
558 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
559 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
560 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
561 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
562 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
563 COH901318_CX_CTRL_TCP_DISABLE |
564 COH901318_CX_CTRL_TC_IRQ_ENABLE |
565 COH901318_CX_CTRL_HSP_ENABLE |
566 COH901318_CX_CTRL_HSS_DISABLE |
567 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
568 COH901318_CX_CTRL_PRDD_DEST,
569 .param.ctrl_lli_last = 0 |
570 COH901318_CX_CTRL_TC_ENABLE |
571 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
572 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
573 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
574 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
575 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
576 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
577 COH901318_CX_CTRL_TCP_DISABLE |
578 COH901318_CX_CTRL_TC_IRQ_ENABLE |
579 COH901318_CX_CTRL_HSP_ENABLE |
580 COH901318_CX_CTRL_HSS_DISABLE |
581 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
582 COH901318_CX_CTRL_PRDD_DEST,
583 },
584 {
585 .number = U300_DMA_MSL_RX_3,
586 .name = "MSL RX 3",
587 .priority_high = 0,
588 .param.config = COH901318_CX_CFG_CH_DISABLE |
589 COH901318_CX_CFG_LCR_DISABLE |
590 COH901318_CX_CFG_TC_IRQ_ENABLE |
591 COH901318_CX_CFG_BE_IRQ_ENABLE,
592 .param.ctrl_lli_chained = 0 |
593 COH901318_CX_CTRL_TC_ENABLE |
594 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
595 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
596 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
597 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
598 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
599 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
600 COH901318_CX_CTRL_TCP_DISABLE |
601 COH901318_CX_CTRL_TC_IRQ_DISABLE |
602 COH901318_CX_CTRL_HSP_ENABLE |
603 COH901318_CX_CTRL_HSS_DISABLE |
604 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
605 COH901318_CX_CTRL_PRDD_DEST,
606 .param.ctrl_lli = 0 |
607 COH901318_CX_CTRL_TC_ENABLE |
608 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
609 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
610 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
611 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
612 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
613 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
614 COH901318_CX_CTRL_TCP_DISABLE |
615 COH901318_CX_CTRL_TC_IRQ_ENABLE |
616 COH901318_CX_CTRL_HSP_ENABLE |
617 COH901318_CX_CTRL_HSS_DISABLE |
618 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
619 COH901318_CX_CTRL_PRDD_DEST,
620 .param.ctrl_lli_last = 0 |
621 COH901318_CX_CTRL_TC_ENABLE |
622 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
623 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
624 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
625 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
626 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
627 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
628 COH901318_CX_CTRL_TCP_DISABLE |
629 COH901318_CX_CTRL_TC_IRQ_ENABLE |
630 COH901318_CX_CTRL_HSP_ENABLE |
631 COH901318_CX_CTRL_HSS_DISABLE |
632 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
633 COH901318_CX_CTRL_PRDD_DEST,
634 },
635 {
636 .number = U300_DMA_MSL_RX_4,
637 .name = "MSL RX 4",
638 .priority_high = 0,
639 .param.config = COH901318_CX_CFG_CH_DISABLE |
640 COH901318_CX_CFG_LCR_DISABLE |
641 COH901318_CX_CFG_TC_IRQ_ENABLE |
642 COH901318_CX_CFG_BE_IRQ_ENABLE,
643 .param.ctrl_lli_chained = 0 |
644 COH901318_CX_CTRL_TC_ENABLE |
645 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
646 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
647 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
648 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
649 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
650 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
651 COH901318_CX_CTRL_TCP_DISABLE |
652 COH901318_CX_CTRL_TC_IRQ_DISABLE |
653 COH901318_CX_CTRL_HSP_ENABLE |
654 COH901318_CX_CTRL_HSS_DISABLE |
655 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
656 COH901318_CX_CTRL_PRDD_DEST,
657 .param.ctrl_lli = 0 |
658 COH901318_CX_CTRL_TC_ENABLE |
659 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
660 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
661 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
662 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
663 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
664 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
665 COH901318_CX_CTRL_TCP_DISABLE |
666 COH901318_CX_CTRL_TC_IRQ_ENABLE |
667 COH901318_CX_CTRL_HSP_ENABLE |
668 COH901318_CX_CTRL_HSS_DISABLE |
669 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
670 COH901318_CX_CTRL_PRDD_DEST,
671 .param.ctrl_lli_last = 0 |
672 COH901318_CX_CTRL_TC_ENABLE |
673 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
674 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
675 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
676 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
677 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
678 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
679 COH901318_CX_CTRL_TCP_DISABLE |
680 COH901318_CX_CTRL_TC_IRQ_ENABLE |
681 COH901318_CX_CTRL_HSP_ENABLE |
682 COH901318_CX_CTRL_HSS_DISABLE |
683 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
684 COH901318_CX_CTRL_PRDD_DEST,
685 },
686 {
687 .number = U300_DMA_MSL_RX_5,
688 .name = "MSL RX 5",
689 .priority_high = 0,
690 .param.config = COH901318_CX_CFG_CH_DISABLE |
691 COH901318_CX_CFG_LCR_DISABLE |
692 COH901318_CX_CFG_TC_IRQ_ENABLE |
693 COH901318_CX_CFG_BE_IRQ_ENABLE,
694 .param.ctrl_lli_chained = 0 |
695 COH901318_CX_CTRL_TC_ENABLE |
696 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
697 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
698 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
699 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
700 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
701 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
702 COH901318_CX_CTRL_TCP_DISABLE |
703 COH901318_CX_CTRL_TC_IRQ_DISABLE |
704 COH901318_CX_CTRL_HSP_ENABLE |
705 COH901318_CX_CTRL_HSS_DISABLE |
706 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
707 COH901318_CX_CTRL_PRDD_DEST,
708 .param.ctrl_lli = 0 |
709 COH901318_CX_CTRL_TC_ENABLE |
710 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
711 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
712 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
713 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
714 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
715 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
716 COH901318_CX_CTRL_TCP_DISABLE |
717 COH901318_CX_CTRL_TC_IRQ_ENABLE |
718 COH901318_CX_CTRL_HSP_ENABLE |
719 COH901318_CX_CTRL_HSS_DISABLE |
720 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
721 COH901318_CX_CTRL_PRDD_DEST,
722 .param.ctrl_lli_last = 0 |
723 COH901318_CX_CTRL_TC_ENABLE |
724 COH901318_CX_CTRL_BURST_COUNT_32_BYTES |
725 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
726 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
727 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
728 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
729 COH901318_CX_CTRL_MASTER_MODE_M2R_M1W |
730 COH901318_CX_CTRL_TCP_DISABLE |
731 COH901318_CX_CTRL_TC_IRQ_ENABLE |
732 COH901318_CX_CTRL_HSP_ENABLE |
733 COH901318_CX_CTRL_HSS_DISABLE |
734 COH901318_CX_CTRL_DDMA_DEMAND_DMA1 |
735 COH901318_CX_CTRL_PRDD_DEST,
736 },
737 {
738 .number = U300_DMA_MSL_RX_6,
739 .name = "MSL RX 6",
740 .priority_high = 0,
741 },
742 /*
743 * Don't set up device address, burst count or size of src
744 * or dst bus for this peripheral - handled by PrimeCell
745 * DMA extension.
746 */
747 {
748 .number = U300_DMA_MMCSD_RX_TX,
749 .name = "MMCSD RX TX",
750 .priority_high = 0,
751 .param.config = COH901318_CX_CFG_CH_DISABLE |
752 COH901318_CX_CFG_LCR_DISABLE |
753 COH901318_CX_CFG_TC_IRQ_ENABLE |
754 COH901318_CX_CFG_BE_IRQ_ENABLE,
755 .param.ctrl_lli_chained = 0 |
756 COH901318_CX_CTRL_TC_ENABLE |
757 COH901318_CX_CTRL_MASTER_MODE_M1RW |
758 COH901318_CX_CTRL_TCP_ENABLE |
759 COH901318_CX_CTRL_TC_IRQ_DISABLE |
760 COH901318_CX_CTRL_HSP_ENABLE |
761 COH901318_CX_CTRL_HSS_DISABLE |
762 COH901318_CX_CTRL_DDMA_LEGACY,
763 .param.ctrl_lli = 0 |
764 COH901318_CX_CTRL_TC_ENABLE |
765 COH901318_CX_CTRL_MASTER_MODE_M1RW |
766 COH901318_CX_CTRL_TCP_ENABLE |
767 COH901318_CX_CTRL_TC_IRQ_DISABLE |
768 COH901318_CX_CTRL_HSP_ENABLE |
769 COH901318_CX_CTRL_HSS_DISABLE |
770 COH901318_CX_CTRL_DDMA_LEGACY,
771 .param.ctrl_lli_last = 0 |
772 COH901318_CX_CTRL_TC_ENABLE |
773 COH901318_CX_CTRL_MASTER_MODE_M1RW |
774 COH901318_CX_CTRL_TCP_DISABLE |
775 COH901318_CX_CTRL_TC_IRQ_ENABLE |
776 COH901318_CX_CTRL_HSP_ENABLE |
777 COH901318_CX_CTRL_HSS_DISABLE |
778 COH901318_CX_CTRL_DDMA_LEGACY,
779
780 },
781 {
782 .number = U300_DMA_MSPRO_TX,
783 .name = "MSPRO TX",
784 .priority_high = 0,
785 },
786 {
787 .number = U300_DMA_MSPRO_RX,
788 .name = "MSPRO RX",
789 .priority_high = 0,
790 },
791 /*
792 * Don't set up device address, burst count or size of src
793 * or dst bus for this peripheral - handled by PrimeCell
794 * DMA extension.
795 */
796 {
797 .number = U300_DMA_UART0_TX,
798 .name = "UART0 TX",
799 .priority_high = 0,
800 .param.config = COH901318_CX_CFG_CH_DISABLE |
801 COH901318_CX_CFG_LCR_DISABLE |
802 COH901318_CX_CFG_TC_IRQ_ENABLE |
803 COH901318_CX_CFG_BE_IRQ_ENABLE,
804 .param.ctrl_lli_chained = 0 |
805 COH901318_CX_CTRL_TC_ENABLE |
806 COH901318_CX_CTRL_MASTER_MODE_M1RW |
807 COH901318_CX_CTRL_TCP_ENABLE |
808 COH901318_CX_CTRL_TC_IRQ_DISABLE |
809 COH901318_CX_CTRL_HSP_ENABLE |
810 COH901318_CX_CTRL_HSS_DISABLE |
811 COH901318_CX_CTRL_DDMA_LEGACY,
812 .param.ctrl_lli = 0 |
813 COH901318_CX_CTRL_TC_ENABLE |
814 COH901318_CX_CTRL_MASTER_MODE_M1RW |
815 COH901318_CX_CTRL_TCP_ENABLE |
816 COH901318_CX_CTRL_TC_IRQ_ENABLE |
817 COH901318_CX_CTRL_HSP_ENABLE |
818 COH901318_CX_CTRL_HSS_DISABLE |
819 COH901318_CX_CTRL_DDMA_LEGACY,
820 .param.ctrl_lli_last = 0 |
821 COH901318_CX_CTRL_TC_ENABLE |
822 COH901318_CX_CTRL_MASTER_MODE_M1RW |
823 COH901318_CX_CTRL_TCP_ENABLE |
824 COH901318_CX_CTRL_TC_IRQ_ENABLE |
825 COH901318_CX_CTRL_HSP_ENABLE |
826 COH901318_CX_CTRL_HSS_DISABLE |
827 COH901318_CX_CTRL_DDMA_LEGACY,
828 },
829 {
830 .number = U300_DMA_UART0_RX,
831 .name = "UART0 RX",
832 .priority_high = 0,
833 .param.config = COH901318_CX_CFG_CH_DISABLE |
834 COH901318_CX_CFG_LCR_DISABLE |
835 COH901318_CX_CFG_TC_IRQ_ENABLE |
836 COH901318_CX_CFG_BE_IRQ_ENABLE,
837 .param.ctrl_lli_chained = 0 |
838 COH901318_CX_CTRL_TC_ENABLE |
839 COH901318_CX_CTRL_MASTER_MODE_M1RW |
840 COH901318_CX_CTRL_TCP_ENABLE |
841 COH901318_CX_CTRL_TC_IRQ_DISABLE |
842 COH901318_CX_CTRL_HSP_ENABLE |
843 COH901318_CX_CTRL_HSS_DISABLE |
844 COH901318_CX_CTRL_DDMA_LEGACY,
845 .param.ctrl_lli = 0 |
846 COH901318_CX_CTRL_TC_ENABLE |
847 COH901318_CX_CTRL_MASTER_MODE_M1RW |
848 COH901318_CX_CTRL_TCP_ENABLE |
849 COH901318_CX_CTRL_TC_IRQ_ENABLE |
850 COH901318_CX_CTRL_HSP_ENABLE |
851 COH901318_CX_CTRL_HSS_DISABLE |
852 COH901318_CX_CTRL_DDMA_LEGACY,
853 .param.ctrl_lli_last = 0 |
854 COH901318_CX_CTRL_TC_ENABLE |
855 COH901318_CX_CTRL_MASTER_MODE_M1RW |
856 COH901318_CX_CTRL_TCP_ENABLE |
857 COH901318_CX_CTRL_TC_IRQ_ENABLE |
858 COH901318_CX_CTRL_HSP_ENABLE |
859 COH901318_CX_CTRL_HSS_DISABLE |
860 COH901318_CX_CTRL_DDMA_LEGACY,
861 },
862 {
863 .number = U300_DMA_APEX_TX,
864 .name = "APEX TX",
865 .priority_high = 0,
866 },
867 {
868 .number = U300_DMA_APEX_RX,
869 .name = "APEX RX",
870 .priority_high = 0,
871 },
872 {
873 .number = U300_DMA_PCM_I2S0_TX,
874 .name = "PCM I2S0 TX",
875 .priority_high = 1,
876 .param.config = COH901318_CX_CFG_CH_DISABLE |
877 COH901318_CX_CFG_LCR_DISABLE |
878 COH901318_CX_CFG_TC_IRQ_ENABLE |
879 COH901318_CX_CFG_BE_IRQ_ENABLE,
880 .param.ctrl_lli_chained = 0 |
881 COH901318_CX_CTRL_TC_ENABLE |
882 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
883 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
884 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
885 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
886 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
887 COH901318_CX_CTRL_MASTER_MODE_M1RW |
888 COH901318_CX_CTRL_TCP_DISABLE |
889 COH901318_CX_CTRL_TC_IRQ_DISABLE |
890 COH901318_CX_CTRL_HSP_ENABLE |
891 COH901318_CX_CTRL_HSS_DISABLE |
892 COH901318_CX_CTRL_DDMA_LEGACY |
893 COH901318_CX_CTRL_PRDD_SOURCE,
894 .param.ctrl_lli = 0 |
895 COH901318_CX_CTRL_TC_ENABLE |
896 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
897 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
898 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
899 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
900 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
901 COH901318_CX_CTRL_MASTER_MODE_M1RW |
902 COH901318_CX_CTRL_TCP_ENABLE |
903 COH901318_CX_CTRL_TC_IRQ_DISABLE |
904 COH901318_CX_CTRL_HSP_ENABLE |
905 COH901318_CX_CTRL_HSS_DISABLE |
906 COH901318_CX_CTRL_DDMA_LEGACY |
907 COH901318_CX_CTRL_PRDD_SOURCE,
908 .param.ctrl_lli_last = 0 |
909 COH901318_CX_CTRL_TC_ENABLE |
910 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
911 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
912 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
913 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
914 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
915 COH901318_CX_CTRL_MASTER_MODE_M1RW |
916 COH901318_CX_CTRL_TCP_ENABLE |
917 COH901318_CX_CTRL_TC_IRQ_DISABLE |
918 COH901318_CX_CTRL_HSP_ENABLE |
919 COH901318_CX_CTRL_HSS_DISABLE |
920 COH901318_CX_CTRL_DDMA_LEGACY |
921 COH901318_CX_CTRL_PRDD_SOURCE,
922 },
923 {
924 .number = U300_DMA_PCM_I2S0_RX,
925 .name = "PCM I2S0 RX",
926 .priority_high = 1,
927 .param.config = COH901318_CX_CFG_CH_DISABLE |
928 COH901318_CX_CFG_LCR_DISABLE |
929 COH901318_CX_CFG_TC_IRQ_ENABLE |
930 COH901318_CX_CFG_BE_IRQ_ENABLE,
931 .param.ctrl_lli_chained = 0 |
932 COH901318_CX_CTRL_TC_ENABLE |
933 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
934 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
935 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
936 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
937 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
938 COH901318_CX_CTRL_MASTER_MODE_M1RW |
939 COH901318_CX_CTRL_TCP_DISABLE |
940 COH901318_CX_CTRL_TC_IRQ_DISABLE |
941 COH901318_CX_CTRL_HSP_ENABLE |
942 COH901318_CX_CTRL_HSS_DISABLE |
943 COH901318_CX_CTRL_DDMA_LEGACY |
944 COH901318_CX_CTRL_PRDD_DEST,
945 .param.ctrl_lli = 0 |
946 COH901318_CX_CTRL_TC_ENABLE |
947 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
948 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
949 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
950 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
951 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
952 COH901318_CX_CTRL_MASTER_MODE_M1RW |
953 COH901318_CX_CTRL_TCP_ENABLE |
954 COH901318_CX_CTRL_TC_IRQ_DISABLE |
955 COH901318_CX_CTRL_HSP_ENABLE |
956 COH901318_CX_CTRL_HSS_DISABLE |
957 COH901318_CX_CTRL_DDMA_LEGACY |
958 COH901318_CX_CTRL_PRDD_DEST,
959 .param.ctrl_lli_last = 0 |
960 COH901318_CX_CTRL_TC_ENABLE |
961 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
962 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
963 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
964 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
965 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
966 COH901318_CX_CTRL_MASTER_MODE_M1RW |
967 COH901318_CX_CTRL_TCP_ENABLE |
968 COH901318_CX_CTRL_TC_IRQ_ENABLE |
969 COH901318_CX_CTRL_HSP_ENABLE |
970 COH901318_CX_CTRL_HSS_DISABLE |
971 COH901318_CX_CTRL_DDMA_LEGACY |
972 COH901318_CX_CTRL_PRDD_DEST,
973 },
974 {
975 .number = U300_DMA_PCM_I2S1_TX,
976 .name = "PCM I2S1 TX",
977 .priority_high = 1,
978 .param.config = COH901318_CX_CFG_CH_DISABLE |
979 COH901318_CX_CFG_LCR_DISABLE |
980 COH901318_CX_CFG_TC_IRQ_ENABLE |
981 COH901318_CX_CFG_BE_IRQ_ENABLE,
982 .param.ctrl_lli_chained = 0 |
983 COH901318_CX_CTRL_TC_ENABLE |
984 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
985 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
986 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
987 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
988 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
989 COH901318_CX_CTRL_MASTER_MODE_M1RW |
990 COH901318_CX_CTRL_TCP_DISABLE |
991 COH901318_CX_CTRL_TC_IRQ_DISABLE |
992 COH901318_CX_CTRL_HSP_ENABLE |
993 COH901318_CX_CTRL_HSS_DISABLE |
994 COH901318_CX_CTRL_DDMA_LEGACY |
995 COH901318_CX_CTRL_PRDD_SOURCE,
996 .param.ctrl_lli = 0 |
997 COH901318_CX_CTRL_TC_ENABLE |
998 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
999 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
1000 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
1001 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
1002 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
1003 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1004 COH901318_CX_CTRL_TCP_ENABLE |
1005 COH901318_CX_CTRL_TC_IRQ_DISABLE |
1006 COH901318_CX_CTRL_HSP_ENABLE |
1007 COH901318_CX_CTRL_HSS_DISABLE |
1008 COH901318_CX_CTRL_DDMA_LEGACY |
1009 COH901318_CX_CTRL_PRDD_SOURCE,
1010 .param.ctrl_lli_last = 0 |
1011 COH901318_CX_CTRL_TC_ENABLE |
1012 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
1013 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
1014 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE |
1015 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
1016 COH901318_CX_CTRL_DST_ADDR_INC_DISABLE |
1017 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1018 COH901318_CX_CTRL_TCP_ENABLE |
1019 COH901318_CX_CTRL_TC_IRQ_ENABLE |
1020 COH901318_CX_CTRL_HSP_ENABLE |
1021 COH901318_CX_CTRL_HSS_DISABLE |
1022 COH901318_CX_CTRL_DDMA_LEGACY |
1023 COH901318_CX_CTRL_PRDD_SOURCE,
1024 },
1025 {
1026 .number = U300_DMA_PCM_I2S1_RX,
1027 .name = "PCM I2S1 RX",
1028 .priority_high = 1,
1029 .param.config = COH901318_CX_CFG_CH_DISABLE |
1030 COH901318_CX_CFG_LCR_DISABLE |
1031 COH901318_CX_CFG_TC_IRQ_ENABLE |
1032 COH901318_CX_CFG_BE_IRQ_ENABLE,
1033 .param.ctrl_lli_chained = 0 |
1034 COH901318_CX_CTRL_TC_ENABLE |
1035 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
1036 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
1037 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
1038 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
1039 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
1040 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1041 COH901318_CX_CTRL_TCP_DISABLE |
1042 COH901318_CX_CTRL_TC_IRQ_DISABLE |
1043 COH901318_CX_CTRL_HSP_ENABLE |
1044 COH901318_CX_CTRL_HSS_DISABLE |
1045 COH901318_CX_CTRL_DDMA_LEGACY |
1046 COH901318_CX_CTRL_PRDD_DEST,
1047 .param.ctrl_lli = 0 |
1048 COH901318_CX_CTRL_TC_ENABLE |
1049 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
1050 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
1051 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
1052 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
1053 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
1054 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1055 COH901318_CX_CTRL_TCP_ENABLE |
1056 COH901318_CX_CTRL_TC_IRQ_DISABLE |
1057 COH901318_CX_CTRL_HSP_ENABLE |
1058 COH901318_CX_CTRL_HSS_DISABLE |
1059 COH901318_CX_CTRL_DDMA_LEGACY |
1060 COH901318_CX_CTRL_PRDD_DEST,
1061 .param.ctrl_lli_last = 0 |
1062 COH901318_CX_CTRL_TC_ENABLE |
1063 COH901318_CX_CTRL_BURST_COUNT_16_BYTES |
1064 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
1065 COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE |
1066 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS |
1067 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE |
1068 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1069 COH901318_CX_CTRL_TCP_ENABLE |
1070 COH901318_CX_CTRL_TC_IRQ_ENABLE |
1071 COH901318_CX_CTRL_HSP_ENABLE |
1072 COH901318_CX_CTRL_HSS_DISABLE |
1073 COH901318_CX_CTRL_DDMA_LEGACY |
1074 COH901318_CX_CTRL_PRDD_DEST,
1075 },
1076 {
1077 .number = U300_DMA_XGAM_CDI,
1078 .name = "XGAM CDI",
1079 .priority_high = 0,
1080 },
1081 {
1082 .number = U300_DMA_XGAM_PDI,
1083 .name = "XGAM PDI",
1084 .priority_high = 0,
1085 },
1086 /*
1087 * Don't set up device address, burst count or size of src
1088 * or dst bus for this peripheral - handled by PrimeCell
1089 * DMA extension.
1090 */
1091 {
1092 .number = U300_DMA_SPI_TX,
1093 .name = "SPI TX",
1094 .priority_high = 0,
1095 .param.config = COH901318_CX_CFG_CH_DISABLE |
1096 COH901318_CX_CFG_LCR_DISABLE |
1097 COH901318_CX_CFG_TC_IRQ_ENABLE |
1098 COH901318_CX_CFG_BE_IRQ_ENABLE,
1099 .param.ctrl_lli_chained = 0 |
1100 COH901318_CX_CTRL_TC_ENABLE |
1101 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1102 COH901318_CX_CTRL_TCP_DISABLE |
1103 COH901318_CX_CTRL_TC_IRQ_DISABLE |
1104 COH901318_CX_CTRL_HSP_ENABLE |
1105 COH901318_CX_CTRL_HSS_DISABLE |
1106 COH901318_CX_CTRL_DDMA_LEGACY,
1107 .param.ctrl_lli = 0 |
1108 COH901318_CX_CTRL_TC_ENABLE |
1109 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1110 COH901318_CX_CTRL_TCP_DISABLE |
1111 COH901318_CX_CTRL_TC_IRQ_ENABLE |
1112 COH901318_CX_CTRL_HSP_ENABLE |
1113 COH901318_CX_CTRL_HSS_DISABLE |
1114 COH901318_CX_CTRL_DDMA_LEGACY,
1115 .param.ctrl_lli_last = 0 |
1116 COH901318_CX_CTRL_TC_ENABLE |
1117 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1118 COH901318_CX_CTRL_TCP_DISABLE |
1119 COH901318_CX_CTRL_TC_IRQ_ENABLE |
1120 COH901318_CX_CTRL_HSP_ENABLE |
1121 COH901318_CX_CTRL_HSS_DISABLE |
1122 COH901318_CX_CTRL_DDMA_LEGACY,
1123 },
1124 {
1125 .number = U300_DMA_SPI_RX,
1126 .name = "SPI RX",
1127 .priority_high = 0,
1128 .param.config = COH901318_CX_CFG_CH_DISABLE |
1129 COH901318_CX_CFG_LCR_DISABLE |
1130 COH901318_CX_CFG_TC_IRQ_ENABLE |
1131 COH901318_CX_CFG_BE_IRQ_ENABLE,
1132 .param.ctrl_lli_chained = 0 |
1133 COH901318_CX_CTRL_TC_ENABLE |
1134 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1135 COH901318_CX_CTRL_TCP_DISABLE |
1136 COH901318_CX_CTRL_TC_IRQ_DISABLE |
1137 COH901318_CX_CTRL_HSP_ENABLE |
1138 COH901318_CX_CTRL_HSS_DISABLE |
1139 COH901318_CX_CTRL_DDMA_LEGACY,
1140 .param.ctrl_lli = 0 |
1141 COH901318_CX_CTRL_TC_ENABLE |
1142 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1143 COH901318_CX_CTRL_TCP_DISABLE |
1144 COH901318_CX_CTRL_TC_IRQ_ENABLE |
1145 COH901318_CX_CTRL_HSP_ENABLE |
1146 COH901318_CX_CTRL_HSS_DISABLE |
1147 COH901318_CX_CTRL_DDMA_LEGACY,
1148 .param.ctrl_lli_last = 0 |
1149 COH901318_CX_CTRL_TC_ENABLE |
1150 COH901318_CX_CTRL_MASTER_MODE_M1RW |
1151 COH901318_CX_CTRL_TCP_DISABLE |
1152 COH901318_CX_CTRL_TC_IRQ_ENABLE |
1153 COH901318_CX_CTRL_HSP_ENABLE |
1154 COH901318_CX_CTRL_HSS_DISABLE |
1155 COH901318_CX_CTRL_DDMA_LEGACY,
1156
1157 },
1158 {
1159 .number = U300_DMA_GENERAL_PURPOSE_0,
1160 .name = "GENERAL 00",
1161 .priority_high = 0,
1162
1163 .param.config = flags_memcpy_config,
1164 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1165 .param.ctrl_lli = flags_memcpy_lli,
1166 .param.ctrl_lli_last = flags_memcpy_lli_last,
1167 },
1168 {
1169 .number = U300_DMA_GENERAL_PURPOSE_1,
1170 .name = "GENERAL 01",
1171 .priority_high = 0,
1172
1173 .param.config = flags_memcpy_config,
1174 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1175 .param.ctrl_lli = flags_memcpy_lli,
1176 .param.ctrl_lli_last = flags_memcpy_lli_last,
1177 },
1178 {
1179 .number = U300_DMA_GENERAL_PURPOSE_2,
1180 .name = "GENERAL 02",
1181 .priority_high = 0,
1182
1183 .param.config = flags_memcpy_config,
1184 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1185 .param.ctrl_lli = flags_memcpy_lli,
1186 .param.ctrl_lli_last = flags_memcpy_lli_last,
1187 },
1188 {
1189 .number = U300_DMA_GENERAL_PURPOSE_3,
1190 .name = "GENERAL 03",
1191 .priority_high = 0,
1192
1193 .param.config = flags_memcpy_config,
1194 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1195 .param.ctrl_lli = flags_memcpy_lli,
1196 .param.ctrl_lli_last = flags_memcpy_lli_last,
1197 },
1198 {
1199 .number = U300_DMA_GENERAL_PURPOSE_4,
1200 .name = "GENERAL 04",
1201 .priority_high = 0,
1202
1203 .param.config = flags_memcpy_config,
1204 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1205 .param.ctrl_lli = flags_memcpy_lli,
1206 .param.ctrl_lli_last = flags_memcpy_lli_last,
1207 },
1208 {
1209 .number = U300_DMA_GENERAL_PURPOSE_5,
1210 .name = "GENERAL 05",
1211 .priority_high = 0,
1212
1213 .param.config = flags_memcpy_config,
1214 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1215 .param.ctrl_lli = flags_memcpy_lli,
1216 .param.ctrl_lli_last = flags_memcpy_lli_last,
1217 },
1218 {
1219 .number = U300_DMA_GENERAL_PURPOSE_6,
1220 .name = "GENERAL 06",
1221 .priority_high = 0,
1222
1223 .param.config = flags_memcpy_config,
1224 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1225 .param.ctrl_lli = flags_memcpy_lli,
1226 .param.ctrl_lli_last = flags_memcpy_lli_last,
1227 },
1228 {
1229 .number = U300_DMA_GENERAL_PURPOSE_7,
1230 .name = "GENERAL 07",
1231 .priority_high = 0,
1232
1233 .param.config = flags_memcpy_config,
1234 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1235 .param.ctrl_lli = flags_memcpy_lli,
1236 .param.ctrl_lli_last = flags_memcpy_lli_last,
1237 },
1238 {
1239 .number = U300_DMA_GENERAL_PURPOSE_8,
1240 .name = "GENERAL 08",
1241 .priority_high = 0,
1242
1243 .param.config = flags_memcpy_config,
1244 .param.ctrl_lli_chained = flags_memcpy_lli_chained,
1245 .param.ctrl_lli = flags_memcpy_lli,
1246 .param.ctrl_lli_last = flags_memcpy_lli_last,
1247 },
1248 {
1249 .number = U300_DMA_UART1_TX,
1250 .name = "UART1 TX",
1251 .priority_high = 0,
1252 },
1253 {
1254 .number = U300_DMA_UART1_RX,
1255 .name = "UART1 RX",
1256 .priority_high = 0,
1257 }
1258 };
1259
1260 #define COHC_2_DEV(cohc) (&cohc->chan.dev->device)
1261
1262 #ifdef VERBOSE_DEBUG
1263 #define COH_DBG(x) ({ if (1) x; 0; })
1264 #else
1265 #define COH_DBG(x) ({ if (0) x; 0; })
1266 #endif
1267
1268 struct coh901318_desc {
1269 struct dma_async_tx_descriptor desc;
1270 struct list_head node;
1271 struct scatterlist *sg;
1272 unsigned int sg_len;
1273 struct coh901318_lli *lli;
1274 enum dma_transfer_direction dir;
1275 unsigned long flags;
1276 u32 head_config;
1277 u32 head_ctrl;
1278 };
1279
1280 struct coh901318_base {
1281 struct device *dev;
1282 void __iomem *virtbase;
1283 unsigned int irq;
1284 struct coh901318_pool pool;
1285 struct powersave pm;
1286 struct dma_device dma_slave;
1287 struct dma_device dma_memcpy;
1288 struct coh901318_chan *chans;
1289 };
1290
1291 struct coh901318_chan {
1292 spinlock_t lock;
1293 int allocated;
1294 int id;
1295 int stopped;
1296
1297 struct work_struct free_work;
1298 struct dma_chan chan;
1299
1300 struct tasklet_struct tasklet;
1301
1302 struct list_head active;
1303 struct list_head queue;
1304 struct list_head free;
1305
1306 unsigned long nbr_active_done;
1307 unsigned long busy;
1308
1309 struct dma_slave_config config;
1310 u32 addr;
1311 u32 ctrl;
1312
1313 struct coh901318_base *base;
1314 };
1315
1316 static void coh901318_list_print(struct coh901318_chan *cohc,
1317 struct coh901318_lli *lli)
1318 {
1319 struct coh901318_lli *l = lli;
1320 int i = 0;
1321
1322 while (l) {
1323 dev_vdbg(COHC_2_DEV(cohc), "i %d, lli %p, ctrl 0x%x, src %pad"
1324 ", dst %pad, link %pad virt_link_addr 0x%p\n",
1325 i, l, l->control, &l->src_addr, &l->dst_addr,
1326 &l->link_addr, l->virt_link_addr);
1327 i++;
1328 l = l->virt_link_addr;
1329 }
1330 }
1331
1332 #ifdef CONFIG_DEBUG_FS
1333
1334 #define COH901318_DEBUGFS_ASSIGN(x, y) (x = y)
1335
1336 static struct coh901318_base *debugfs_dma_base;
1337 static struct dentry *dma_dentry;
1338
1339 static ssize_t coh901318_debugfs_read(struct file *file, char __user *buf,
1340 size_t count, loff_t *f_pos)
1341 {
1342 u64 started_channels = debugfs_dma_base->pm.started_channels;
1343 int pool_count = debugfs_dma_base->pool.debugfs_pool_counter;
1344 char *dev_buf;
1345 char *tmp;
1346 int ret;
1347 int i;
1348
1349 dev_buf = kmalloc(4*1024, GFP_KERNEL);
1350 if (dev_buf == NULL)
1351 return -ENOMEM;
1352 tmp = dev_buf;
1353
1354 tmp += sprintf(tmp, "DMA -- enabled dma channels\n");
1355
1356 for (i = 0; i < U300_DMA_CHANNELS; i++) {
1357 if (started_channels & (1ULL << i))
1358 tmp += sprintf(tmp, "channel %d\n", i);
1359 }
1360
1361 tmp += sprintf(tmp, "Pool alloc nbr %d\n", pool_count);
1362
1363 ret = simple_read_from_buffer(buf, count, f_pos, dev_buf,
1364 tmp - dev_buf);
1365 kfree(dev_buf);
1366 return ret;
1367 }
1368
1369 static const struct file_operations coh901318_debugfs_status_operations = {
1370 .open = simple_open,
1371 .read = coh901318_debugfs_read,
1372 .llseek = default_llseek,
1373 };
1374
1375
1376 static int __init init_coh901318_debugfs(void)
1377 {
1378
1379 dma_dentry = debugfs_create_dir("dma", NULL);
1380
1381 debugfs_create_file("status", S_IFREG | S_IRUGO, dma_dentry, NULL,
1382 &coh901318_debugfs_status_operations);
1383 return 0;
1384 }
1385
1386 static void __exit exit_coh901318_debugfs(void)
1387 {
1388 debugfs_remove_recursive(dma_dentry);
1389 }
1390
1391 module_init(init_coh901318_debugfs);
1392 module_exit(exit_coh901318_debugfs);
1393 #else
1394
1395 #define COH901318_DEBUGFS_ASSIGN(x, y)
1396
1397 #endif /* CONFIG_DEBUG_FS */
1398
1399 static inline struct coh901318_chan *to_coh901318_chan(struct dma_chan *chan)
1400 {
1401 return container_of(chan, struct coh901318_chan, chan);
1402 }
1403
1404 static int coh901318_dma_set_runtimeconfig(struct dma_chan *chan,
1405 struct dma_slave_config *config,
1406 enum dma_transfer_direction direction);
1407
1408 static inline const struct coh901318_params *
1409 cohc_chan_param(struct coh901318_chan *cohc)
1410 {
1411 return &chan_config[cohc->id].param;
1412 }
1413
1414 static inline const struct coh_dma_channel *
1415 cohc_chan_conf(struct coh901318_chan *cohc)
1416 {
1417 return &chan_config[cohc->id];
1418 }
1419
1420 static void enable_powersave(struct coh901318_chan *cohc)
1421 {
1422 unsigned long flags;
1423 struct powersave *pm = &cohc->base->pm;
1424
1425 spin_lock_irqsave(&pm->lock, flags);
1426
1427 pm->started_channels &= ~(1ULL << cohc->id);
1428
1429 spin_unlock_irqrestore(&pm->lock, flags);
1430 }
1431 static void disable_powersave(struct coh901318_chan *cohc)
1432 {
1433 unsigned long flags;
1434 struct powersave *pm = &cohc->base->pm;
1435
1436 spin_lock_irqsave(&pm->lock, flags);
1437
1438 pm->started_channels |= (1ULL << cohc->id);
1439
1440 spin_unlock_irqrestore(&pm->lock, flags);
1441 }
1442
1443 static inline int coh901318_set_ctrl(struct coh901318_chan *cohc, u32 control)
1444 {
1445 int channel = cohc->id;
1446 void __iomem *virtbase = cohc->base->virtbase;
1447
1448 writel(control,
1449 virtbase + COH901318_CX_CTRL +
1450 COH901318_CX_CTRL_SPACING * channel);
1451 return 0;
1452 }
1453
1454 static inline int coh901318_set_conf(struct coh901318_chan *cohc, u32 conf)
1455 {
1456 int channel = cohc->id;
1457 void __iomem *virtbase = cohc->base->virtbase;
1458
1459 writel(conf,
1460 virtbase + COH901318_CX_CFG +
1461 COH901318_CX_CFG_SPACING*channel);
1462 return 0;
1463 }
1464
1465
1466 static int coh901318_start(struct coh901318_chan *cohc)
1467 {
1468 u32 val;
1469 int channel = cohc->id;
1470 void __iomem *virtbase = cohc->base->virtbase;
1471
1472 disable_powersave(cohc);
1473
1474 val = readl(virtbase + COH901318_CX_CFG +
1475 COH901318_CX_CFG_SPACING * channel);
1476
1477 /* Enable channel */
1478 val |= COH901318_CX_CFG_CH_ENABLE;
1479 writel(val, virtbase + COH901318_CX_CFG +
1480 COH901318_CX_CFG_SPACING * channel);
1481
1482 return 0;
1483 }
1484
1485 static int coh901318_prep_linked_list(struct coh901318_chan *cohc,
1486 struct coh901318_lli *lli)
1487 {
1488 int channel = cohc->id;
1489 void __iomem *virtbase = cohc->base->virtbase;
1490
1491 BUG_ON(readl(virtbase + COH901318_CX_STAT +
1492 COH901318_CX_STAT_SPACING*channel) &
1493 COH901318_CX_STAT_ACTIVE);
1494
1495 writel(lli->src_addr,
1496 virtbase + COH901318_CX_SRC_ADDR +
1497 COH901318_CX_SRC_ADDR_SPACING * channel);
1498
1499 writel(lli->dst_addr, virtbase +
1500 COH901318_CX_DST_ADDR +
1501 COH901318_CX_DST_ADDR_SPACING * channel);
1502
1503 writel(lli->link_addr, virtbase + COH901318_CX_LNK_ADDR +
1504 COH901318_CX_LNK_ADDR_SPACING * channel);
1505
1506 writel(lli->control, virtbase + COH901318_CX_CTRL +
1507 COH901318_CX_CTRL_SPACING * channel);
1508
1509 return 0;
1510 }
1511
1512 static struct coh901318_desc *
1513 coh901318_desc_get(struct coh901318_chan *cohc)
1514 {
1515 struct coh901318_desc *desc;
1516
1517 if (list_empty(&cohc->free)) {
1518 /* alloc new desc because we're out of used ones
1519 * TODO: alloc a pile of descs instead of just one,
1520 * avoid many small allocations.
1521 */
1522 desc = kzalloc(sizeof(struct coh901318_desc), GFP_NOWAIT);
1523 if (desc == NULL)
1524 goto out;
1525 INIT_LIST_HEAD(&desc->node);
1526 dma_async_tx_descriptor_init(&desc->desc, &cohc->chan);
1527 } else {
1528 /* Reuse an old desc. */
1529 desc = list_first_entry(&cohc->free,
1530 struct coh901318_desc,
1531 node);
1532 list_del(&desc->node);
1533 /* Initialize it a bit so it's not insane */
1534 desc->sg = NULL;
1535 desc->sg_len = 0;
1536 desc->desc.callback = NULL;
1537 desc->desc.callback_param = NULL;
1538 }
1539
1540 out:
1541 return desc;
1542 }
1543
1544 static void
1545 coh901318_desc_free(struct coh901318_chan *cohc, struct coh901318_desc *cohd)
1546 {
1547 list_add_tail(&cohd->node, &cohc->free);
1548 }
1549
1550 /* call with irq lock held */
1551 static void
1552 coh901318_desc_submit(struct coh901318_chan *cohc, struct coh901318_desc *desc)
1553 {
1554 list_add_tail(&desc->node, &cohc->active);
1555 }
1556
1557 static struct coh901318_desc *
1558 coh901318_first_active_get(struct coh901318_chan *cohc)
1559 {
1560 return list_first_entry_or_null(&cohc->active, struct coh901318_desc,
1561 node);
1562 }
1563
1564 static void
1565 coh901318_desc_remove(struct coh901318_desc *cohd)
1566 {
1567 list_del(&cohd->node);
1568 }
1569
1570 static void
1571 coh901318_desc_queue(struct coh901318_chan *cohc, struct coh901318_desc *desc)
1572 {
1573 list_add_tail(&desc->node, &cohc->queue);
1574 }
1575
1576 static struct coh901318_desc *
1577 coh901318_first_queued(struct coh901318_chan *cohc)
1578 {
1579 return list_first_entry_or_null(&cohc->queue, struct coh901318_desc,
1580 node);
1581 }
1582
1583 static inline u32 coh901318_get_bytes_in_lli(struct coh901318_lli *in_lli)
1584 {
1585 struct coh901318_lli *lli = in_lli;
1586 u32 bytes = 0;
1587
1588 while (lli) {
1589 bytes += lli->control & COH901318_CX_CTRL_TC_VALUE_MASK;
1590 lli = lli->virt_link_addr;
1591 }
1592 return bytes;
1593 }
1594
1595 /*
1596 * Get the number of bytes left to transfer on this channel,
1597 * it is unwise to call this before stopping the channel for
1598 * absolute measures, but for a rough guess you can still call
1599 * it.
1600 */
1601 static u32 coh901318_get_bytes_left(struct dma_chan *chan)
1602 {
1603 struct coh901318_chan *cohc = to_coh901318_chan(chan);
1604 struct coh901318_desc *cohd;
1605 struct list_head *pos;
1606 unsigned long flags;
1607 u32 left = 0;
1608 int i = 0;
1609
1610 spin_lock_irqsave(&cohc->lock, flags);
1611
1612 /*
1613 * If there are many queued jobs, we iterate and add the
1614 * size of them all. We take a special look on the first
1615 * job though, since it is probably active.
1616 */
1617 list_for_each(pos, &cohc->active) {
1618 /*
1619 * The first job in the list will be working on the
1620 * hardware. The job can be stopped but still active,
1621 * so that the transfer counter is somewhere inside
1622 * the buffer.
1623 */
1624 cohd = list_entry(pos, struct coh901318_desc, node);
1625
1626 if (i == 0) {
1627 struct coh901318_lli *lli;
1628 dma_addr_t ladd;
1629
1630 /* Read current transfer count value */
1631 left = readl(cohc->base->virtbase +
1632 COH901318_CX_CTRL +
1633 COH901318_CX_CTRL_SPACING * cohc->id) &
1634 COH901318_CX_CTRL_TC_VALUE_MASK;
1635
1636 /* See if the transfer is linked... */
1637 ladd = readl(cohc->base->virtbase +
1638 COH901318_CX_LNK_ADDR +
1639 COH901318_CX_LNK_ADDR_SPACING *
1640 cohc->id) &
1641 ~COH901318_CX_LNK_LINK_IMMEDIATE;
1642 /* Single transaction */
1643 if (!ladd)
1644 continue;
1645
1646 /*
1647 * Linked transaction, follow the lli, find the
1648 * currently processing lli, and proceed to the next
1649 */
1650 lli = cohd->lli;
1651 while (lli && lli->link_addr != ladd)
1652 lli = lli->virt_link_addr;
1653
1654 if (lli)
1655 lli = lli->virt_link_addr;
1656
1657 /*
1658 * Follow remaining lli links around to count the total
1659 * number of bytes left
1660 */
1661 left += coh901318_get_bytes_in_lli(lli);
1662 } else {
1663 left += coh901318_get_bytes_in_lli(cohd->lli);
1664 }
1665 i++;
1666 }
1667
1668 /* Also count bytes in the queued jobs */
1669 list_for_each(pos, &cohc->queue) {
1670 cohd = list_entry(pos, struct coh901318_desc, node);
1671 left += coh901318_get_bytes_in_lli(cohd->lli);
1672 }
1673
1674 spin_unlock_irqrestore(&cohc->lock, flags);
1675
1676 return left;
1677 }
1678
1679 /*
1680 * Pauses a transfer without losing data. Enables power save.
1681 * Use this function in conjunction with coh901318_resume.
1682 */
1683 static int coh901318_pause(struct dma_chan *chan)
1684 {
1685 u32 val;
1686 unsigned long flags;
1687 struct coh901318_chan *cohc = to_coh901318_chan(chan);
1688 int channel = cohc->id;
1689 void __iomem *virtbase = cohc->base->virtbase;
1690
1691 spin_lock_irqsave(&cohc->lock, flags);
1692
1693 /* Disable channel in HW */
1694 val = readl(virtbase + COH901318_CX_CFG +
1695 COH901318_CX_CFG_SPACING * channel);
1696
1697 /* Stopping infinite transfer */
1698 if ((val & COH901318_CX_CTRL_TC_ENABLE) == 0 &&
1699 (val & COH901318_CX_CFG_CH_ENABLE))
1700 cohc->stopped = 1;
1701
1702
1703 val &= ~COH901318_CX_CFG_CH_ENABLE;
1704 /* Enable twice, HW bug work around */
1705 writel(val, virtbase + COH901318_CX_CFG +
1706 COH901318_CX_CFG_SPACING * channel);
1707 writel(val, virtbase + COH901318_CX_CFG +
1708 COH901318_CX_CFG_SPACING * channel);
1709
1710 /* Spin-wait for it to actually go inactive */
1711 while (readl(virtbase + COH901318_CX_STAT+COH901318_CX_STAT_SPACING *
1712 channel) & COH901318_CX_STAT_ACTIVE)
1713 cpu_relax();
1714
1715 /* Check if we stopped an active job */
1716 if ((readl(virtbase + COH901318_CX_CTRL+COH901318_CX_CTRL_SPACING *
1717 channel) & COH901318_CX_CTRL_TC_VALUE_MASK) > 0)
1718 cohc->stopped = 1;
1719
1720 enable_powersave(cohc);
1721
1722 spin_unlock_irqrestore(&cohc->lock, flags);
1723 return 0;
1724 }
1725
1726 /* Resumes a transfer that has been stopped via 300_dma_stop(..).
1727 Power save is handled.
1728 */
1729 static int coh901318_resume(struct dma_chan *chan)
1730 {
1731 u32 val;
1732 unsigned long flags;
1733 struct coh901318_chan *cohc = to_coh901318_chan(chan);
1734 int channel = cohc->id;
1735
1736 spin_lock_irqsave(&cohc->lock, flags);
1737
1738 disable_powersave(cohc);
1739
1740 if (cohc->stopped) {
1741 /* Enable channel in HW */
1742 val = readl(cohc->base->virtbase + COH901318_CX_CFG +
1743 COH901318_CX_CFG_SPACING * channel);
1744
1745 val |= COH901318_CX_CFG_CH_ENABLE;
1746
1747 writel(val, cohc->base->virtbase + COH901318_CX_CFG +
1748 COH901318_CX_CFG_SPACING*channel);
1749
1750 cohc->stopped = 0;
1751 }
1752
1753 spin_unlock_irqrestore(&cohc->lock, flags);
1754 return 0;
1755 }
1756
1757 bool coh901318_filter_id(struct dma_chan *chan, void *chan_id)
1758 {
1759 unsigned long ch_nr = (unsigned long) chan_id;
1760
1761 if (ch_nr == to_coh901318_chan(chan)->id)
1762 return true;
1763
1764 return false;
1765 }
1766 EXPORT_SYMBOL(coh901318_filter_id);
1767
1768 struct coh901318_filter_args {
1769 struct coh901318_base *base;
1770 unsigned int ch_nr;
1771 };
1772
1773 static bool coh901318_filter_base_and_id(struct dma_chan *chan, void *data)
1774 {
1775 struct coh901318_filter_args *args = data;
1776
1777 if (&args->base->dma_slave == chan->device &&
1778 args->ch_nr == to_coh901318_chan(chan)->id)
1779 return true;
1780
1781 return false;
1782 }
1783
1784 static struct dma_chan *coh901318_xlate(struct of_phandle_args *dma_spec,
1785 struct of_dma *ofdma)
1786 {
1787 struct coh901318_filter_args args = {
1788 .base = ofdma->of_dma_data,
1789 .ch_nr = dma_spec->args[0],
1790 };
1791 dma_cap_mask_t cap;
1792 dma_cap_zero(cap);
1793 dma_cap_set(DMA_SLAVE, cap);
1794
1795 return dma_request_channel(cap, coh901318_filter_base_and_id, &args);
1796 }
1797 /*
1798 * DMA channel allocation
1799 */
1800 static int coh901318_config(struct coh901318_chan *cohc,
1801 struct coh901318_params *param)
1802 {
1803 const struct coh901318_params *p;
1804 int channel = cohc->id;
1805 void __iomem *virtbase = cohc->base->virtbase;
1806
1807 if (param)
1808 p = param;
1809 else
1810 p = cohc_chan_param(cohc);
1811
1812 /* Clear any pending BE or TC interrupt */
1813 if (channel < 32) {
1814 writel(1 << channel, virtbase + COH901318_BE_INT_CLEAR1);
1815 writel(1 << channel, virtbase + COH901318_TC_INT_CLEAR1);
1816 } else {
1817 writel(1 << (channel - 32), virtbase +
1818 COH901318_BE_INT_CLEAR2);
1819 writel(1 << (channel - 32), virtbase +
1820 COH901318_TC_INT_CLEAR2);
1821 }
1822
1823 coh901318_set_conf(cohc, p->config);
1824 coh901318_set_ctrl(cohc, p->ctrl_lli_last);
1825
1826 return 0;
1827 }
1828
1829 /* must lock when calling this function
1830 * start queued jobs, if any
1831 * TODO: start all queued jobs in one go
1832 *
1833 * Returns descriptor if queued job is started otherwise NULL.
1834 * If the queue is empty NULL is returned.
1835 */
1836 static struct coh901318_desc *coh901318_queue_start(struct coh901318_chan *cohc)
1837 {
1838 struct coh901318_desc *cohd;
1839
1840 /*
1841 * start queued jobs, if any
1842 * TODO: transmit all queued jobs in one go
1843 */
1844 cohd = coh901318_first_queued(cohc);
1845
1846 if (cohd != NULL) {
1847 /* Remove from queue */
1848 coh901318_desc_remove(cohd);
1849 /* initiate DMA job */
1850 cohc->busy = 1;
1851
1852 coh901318_desc_submit(cohc, cohd);
1853
1854 /* Program the transaction head */
1855 coh901318_set_conf(cohc, cohd->head_config);
1856 coh901318_set_ctrl(cohc, cohd->head_ctrl);
1857 coh901318_prep_linked_list(cohc, cohd->lli);
1858
1859 /* start dma job on this channel */
1860 coh901318_start(cohc);
1861
1862 }
1863
1864 return cohd;
1865 }
1866
1867 /*
1868 * This tasklet is called from the interrupt handler to
1869 * handle each descriptor (DMA job) that is sent to a channel.
1870 */
1871 static void dma_tasklet(unsigned long data)
1872 {
1873 struct coh901318_chan *cohc = (struct coh901318_chan *) data;
1874 struct coh901318_desc *cohd_fin;
1875 unsigned long flags;
1876 struct dmaengine_desc_callback cb;
1877
1878 dev_vdbg(COHC_2_DEV(cohc), "[%s] chan_id %d"
1879 " nbr_active_done %ld\n", __func__,
1880 cohc->id, cohc->nbr_active_done);
1881
1882 spin_lock_irqsave(&cohc->lock, flags);
1883
1884 /* get first active descriptor entry from list */
1885 cohd_fin = coh901318_first_active_get(cohc);
1886
1887 if (cohd_fin == NULL)
1888 goto err;
1889
1890 /* locate callback to client */
1891 dmaengine_desc_get_callback(&cohd_fin->desc, &cb);
1892
1893 /* sign this job as completed on the channel */
1894 dma_cookie_complete(&cohd_fin->desc);
1895
1896 /* release the lli allocation and remove the descriptor */
1897 coh901318_lli_free(&cohc->base->pool, &cohd_fin->lli);
1898
1899 /* return desc to free-list */
1900 coh901318_desc_remove(cohd_fin);
1901 coh901318_desc_free(cohc, cohd_fin);
1902
1903 spin_unlock_irqrestore(&cohc->lock, flags);
1904
1905 /* Call the callback when we're done */
1906 dmaengine_desc_callback_invoke(&cb, NULL);
1907
1908 spin_lock_irqsave(&cohc->lock, flags);
1909
1910 /*
1911 * If another interrupt fired while the tasklet was scheduling,
1912 * we don't get called twice, so we have this number of active
1913 * counter that keep track of the number of IRQs expected to
1914 * be handled for this channel. If there happen to be more than
1915 * one IRQ to be ack:ed, we simply schedule this tasklet again.
1916 */
1917 cohc->nbr_active_done--;
1918 if (cohc->nbr_active_done) {
1919 dev_dbg(COHC_2_DEV(cohc), "scheduling tasklet again, new IRQs "
1920 "came in while we were scheduling this tasklet\n");
1921 if (cohc_chan_conf(cohc)->priority_high)
1922 tasklet_hi_schedule(&cohc->tasklet);
1923 else
1924 tasklet_schedule(&cohc->tasklet);
1925 }
1926
1927 spin_unlock_irqrestore(&cohc->lock, flags);
1928
1929 return;
1930
1931 err:
1932 spin_unlock_irqrestore(&cohc->lock, flags);
1933 dev_err(COHC_2_DEV(cohc), "[%s] No active dma desc\n", __func__);
1934 }
1935
1936
1937 /* called from interrupt context */
1938 static void dma_tc_handle(struct coh901318_chan *cohc)
1939 {
1940 /*
1941 * If the channel is not allocated, then we shouldn't have
1942 * any TC interrupts on it.
1943 */
1944 if (!cohc->allocated) {
1945 dev_err(COHC_2_DEV(cohc), "spurious interrupt from "
1946 "unallocated channel\n");
1947 return;
1948 }
1949
1950 spin_lock(&cohc->lock);
1951
1952 /*
1953 * When we reach this point, at least one queue item
1954 * should have been moved over from cohc->queue to
1955 * cohc->active and run to completion, that is why we're
1956 * getting a terminal count interrupt is it not?
1957 * If you get this BUG() the most probable cause is that
1958 * the individual nodes in the lli chain have IRQ enabled,
1959 * so check your platform config for lli chain ctrl.
1960 */
1961 BUG_ON(list_empty(&cohc->active));
1962
1963 cohc->nbr_active_done++;
1964
1965 /*
1966 * This attempt to take a job from cohc->queue, put it
1967 * into cohc->active and start it.
1968 */
1969 if (coh901318_queue_start(cohc) == NULL)
1970 cohc->busy = 0;
1971
1972 spin_unlock(&cohc->lock);
1973
1974 /*
1975 * This tasklet will remove items from cohc->active
1976 * and thus terminates them.
1977 */
1978 if (cohc_chan_conf(cohc)->priority_high)
1979 tasklet_hi_schedule(&cohc->tasklet);
1980 else
1981 tasklet_schedule(&cohc->tasklet);
1982 }
1983
1984
1985 static irqreturn_t dma_irq_handler(int irq, void *dev_id)
1986 {
1987 u32 status1;
1988 u32 status2;
1989 int i;
1990 int ch;
1991 struct coh901318_base *base = dev_id;
1992 struct coh901318_chan *cohc;
1993 void __iomem *virtbase = base->virtbase;
1994
1995 status1 = readl(virtbase + COH901318_INT_STATUS1);
1996 status2 = readl(virtbase + COH901318_INT_STATUS2);
1997
1998 if (unlikely(status1 == 0 && status2 == 0)) {
1999 dev_warn(base->dev, "spurious DMA IRQ from no channel!\n");
2000 return IRQ_HANDLED;
2001 }
2002
2003 /* TODO: consider handle IRQ in tasklet here to
2004 * minimize interrupt latency */
2005
2006 /* Check the first 32 DMA channels for IRQ */
2007 while (status1) {
2008 /* Find first bit set, return as a number. */
2009 i = ffs(status1) - 1;
2010 ch = i;
2011
2012 cohc = &base->chans[ch];
2013 spin_lock(&cohc->lock);
2014
2015 /* Mask off this bit */
2016 status1 &= ~(1 << i);
2017 /* Check the individual channel bits */
2018 if (test_bit(i, virtbase + COH901318_BE_INT_STATUS1)) {
2019 dev_crit(COHC_2_DEV(cohc),
2020 "DMA bus error on channel %d!\n", ch);
2021 BUG_ON(1);
2022 /* Clear BE interrupt */
2023 __set_bit(i, virtbase + COH901318_BE_INT_CLEAR1);
2024 } else {
2025 /* Caused by TC, really? */
2026 if (unlikely(!test_bit(i, virtbase +
2027 COH901318_TC_INT_STATUS1))) {
2028 dev_warn(COHC_2_DEV(cohc),
2029 "ignoring interrupt not caused by terminal count on channel %d\n", ch);
2030 /* Clear TC interrupt */
2031 BUG_ON(1);
2032 __set_bit(i, virtbase + COH901318_TC_INT_CLEAR1);
2033 } else {
2034 /* Enable powersave if transfer has finished */
2035 if (!(readl(virtbase + COH901318_CX_STAT +
2036 COH901318_CX_STAT_SPACING*ch) &
2037 COH901318_CX_STAT_ENABLED)) {
2038 enable_powersave(cohc);
2039 }
2040
2041 /* Must clear TC interrupt before calling
2042 * dma_tc_handle
2043 * in case tc_handle initiate a new dma job
2044 */
2045 __set_bit(i, virtbase + COH901318_TC_INT_CLEAR1);
2046
2047 dma_tc_handle(cohc);
2048 }
2049 }
2050 spin_unlock(&cohc->lock);
2051 }
2052
2053 /* Check the remaining 32 DMA channels for IRQ */
2054 while (status2) {
2055 /* Find first bit set, return as a number. */
2056 i = ffs(status2) - 1;
2057 ch = i + 32;
2058 cohc = &base->chans[ch];
2059 spin_lock(&cohc->lock);
2060
2061 /* Mask off this bit */
2062 status2 &= ~(1 << i);
2063 /* Check the individual channel bits */
2064 if (test_bit(i, virtbase + COH901318_BE_INT_STATUS2)) {
2065 dev_crit(COHC_2_DEV(cohc),
2066 "DMA bus error on channel %d!\n", ch);
2067 /* Clear BE interrupt */
2068 BUG_ON(1);
2069 __set_bit(i, virtbase + COH901318_BE_INT_CLEAR2);
2070 } else {
2071 /* Caused by TC, really? */
2072 if (unlikely(!test_bit(i, virtbase +
2073 COH901318_TC_INT_STATUS2))) {
2074 dev_warn(COHC_2_DEV(cohc),
2075 "ignoring interrupt not caused by terminal count on channel %d\n", ch);
2076 /* Clear TC interrupt */
2077 __set_bit(i, virtbase + COH901318_TC_INT_CLEAR2);
2078 BUG_ON(1);
2079 } else {
2080 /* Enable powersave if transfer has finished */
2081 if (!(readl(virtbase + COH901318_CX_STAT +
2082 COH901318_CX_STAT_SPACING*ch) &
2083 COH901318_CX_STAT_ENABLED)) {
2084 enable_powersave(cohc);
2085 }
2086 /* Must clear TC interrupt before calling
2087 * dma_tc_handle
2088 * in case tc_handle initiate a new dma job
2089 */
2090 __set_bit(i, virtbase + COH901318_TC_INT_CLEAR2);
2091
2092 dma_tc_handle(cohc);
2093 }
2094 }
2095 spin_unlock(&cohc->lock);
2096 }
2097
2098 return IRQ_HANDLED;
2099 }
2100
2101 static int coh901318_terminate_all(struct dma_chan *chan)
2102 {
2103 unsigned long flags;
2104 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2105 struct coh901318_desc *cohd;
2106 void __iomem *virtbase = cohc->base->virtbase;
2107
2108 /* The remainder of this function terminates the transfer */
2109 coh901318_pause(chan);
2110 spin_lock_irqsave(&cohc->lock, flags);
2111
2112 /* Clear any pending BE or TC interrupt */
2113 if (cohc->id < 32) {
2114 writel(1 << cohc->id, virtbase + COH901318_BE_INT_CLEAR1);
2115 writel(1 << cohc->id, virtbase + COH901318_TC_INT_CLEAR1);
2116 } else {
2117 writel(1 << (cohc->id - 32), virtbase +
2118 COH901318_BE_INT_CLEAR2);
2119 writel(1 << (cohc->id - 32), virtbase +
2120 COH901318_TC_INT_CLEAR2);
2121 }
2122
2123 enable_powersave(cohc);
2124
2125 while ((cohd = coh901318_first_active_get(cohc))) {
2126 /* release the lli allocation*/
2127 coh901318_lli_free(&cohc->base->pool, &cohd->lli);
2128
2129 /* return desc to free-list */
2130 coh901318_desc_remove(cohd);
2131 coh901318_desc_free(cohc, cohd);
2132 }
2133
2134 while ((cohd = coh901318_first_queued(cohc))) {
2135 /* release the lli allocation*/
2136 coh901318_lli_free(&cohc->base->pool, &cohd->lli);
2137
2138 /* return desc to free-list */
2139 coh901318_desc_remove(cohd);
2140 coh901318_desc_free(cohc, cohd);
2141 }
2142
2143
2144 cohc->nbr_active_done = 0;
2145 cohc->busy = 0;
2146
2147 spin_unlock_irqrestore(&cohc->lock, flags);
2148
2149 return 0;
2150 }
2151
2152 static int coh901318_alloc_chan_resources(struct dma_chan *chan)
2153 {
2154 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2155 unsigned long flags;
2156
2157 dev_vdbg(COHC_2_DEV(cohc), "[%s] DMA channel %d\n",
2158 __func__, cohc->id);
2159
2160 if (chan->client_count > 1)
2161 return -EBUSY;
2162
2163 spin_lock_irqsave(&cohc->lock, flags);
2164
2165 coh901318_config(cohc, NULL);
2166
2167 cohc->allocated = 1;
2168 dma_cookie_init(chan);
2169
2170 spin_unlock_irqrestore(&cohc->lock, flags);
2171
2172 return 1;
2173 }
2174
2175 static void
2176 coh901318_free_chan_resources(struct dma_chan *chan)
2177 {
2178 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2179 int channel = cohc->id;
2180 unsigned long flags;
2181
2182 spin_lock_irqsave(&cohc->lock, flags);
2183
2184 /* Disable HW */
2185 writel(0x00000000U, cohc->base->virtbase + COH901318_CX_CFG +
2186 COH901318_CX_CFG_SPACING*channel);
2187 writel(0x00000000U, cohc->base->virtbase + COH901318_CX_CTRL +
2188 COH901318_CX_CTRL_SPACING*channel);
2189
2190 cohc->allocated = 0;
2191
2192 spin_unlock_irqrestore(&cohc->lock, flags);
2193
2194 coh901318_terminate_all(chan);
2195 }
2196
2197
2198 static dma_cookie_t
2199 coh901318_tx_submit(struct dma_async_tx_descriptor *tx)
2200 {
2201 struct coh901318_desc *cohd = container_of(tx, struct coh901318_desc,
2202 desc);
2203 struct coh901318_chan *cohc = to_coh901318_chan(tx->chan);
2204 unsigned long flags;
2205 dma_cookie_t cookie;
2206
2207 spin_lock_irqsave(&cohc->lock, flags);
2208 cookie = dma_cookie_assign(tx);
2209
2210 coh901318_desc_queue(cohc, cohd);
2211
2212 spin_unlock_irqrestore(&cohc->lock, flags);
2213
2214 return cookie;
2215 }
2216
2217 static struct dma_async_tx_descriptor *
2218 coh901318_prep_memcpy(struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
2219 size_t size, unsigned long flags)
2220 {
2221 struct coh901318_lli *lli;
2222 struct coh901318_desc *cohd;
2223 unsigned long flg;
2224 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2225 int lli_len;
2226 u32 ctrl_last = cohc_chan_param(cohc)->ctrl_lli_last;
2227 int ret;
2228
2229 spin_lock_irqsave(&cohc->lock, flg);
2230
2231 dev_vdbg(COHC_2_DEV(cohc),
2232 "[%s] channel %d src %pad dest %pad size %zu\n",
2233 __func__, cohc->id, &src, &dest, size);
2234
2235 if (flags & DMA_PREP_INTERRUPT)
2236 /* Trigger interrupt after last lli */
2237 ctrl_last |= COH901318_CX_CTRL_TC_IRQ_ENABLE;
2238
2239 lli_len = size >> MAX_DMA_PACKET_SIZE_SHIFT;
2240 if ((lli_len << MAX_DMA_PACKET_SIZE_SHIFT) < size)
2241 lli_len++;
2242
2243 lli = coh901318_lli_alloc(&cohc->base->pool, lli_len);
2244
2245 if (lli == NULL)
2246 goto err;
2247
2248 ret = coh901318_lli_fill_memcpy(
2249 &cohc->base->pool, lli, src, size, dest,
2250 cohc_chan_param(cohc)->ctrl_lli_chained,
2251 ctrl_last);
2252 if (ret)
2253 goto err;
2254
2255 COH_DBG(coh901318_list_print(cohc, lli));
2256
2257 /* Pick a descriptor to handle this transfer */
2258 cohd = coh901318_desc_get(cohc);
2259 cohd->lli = lli;
2260 cohd->flags = flags;
2261 cohd->desc.tx_submit = coh901318_tx_submit;
2262
2263 spin_unlock_irqrestore(&cohc->lock, flg);
2264
2265 return &cohd->desc;
2266 err:
2267 spin_unlock_irqrestore(&cohc->lock, flg);
2268 return NULL;
2269 }
2270
2271 static struct dma_async_tx_descriptor *
2272 coh901318_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl,
2273 unsigned int sg_len, enum dma_transfer_direction direction,
2274 unsigned long flags, void *context)
2275 {
2276 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2277 struct coh901318_lli *lli;
2278 struct coh901318_desc *cohd;
2279 const struct coh901318_params *params;
2280 struct scatterlist *sg;
2281 int len = 0;
2282 int size;
2283 int i;
2284 u32 ctrl_chained = cohc_chan_param(cohc)->ctrl_lli_chained;
2285 u32 ctrl = cohc_chan_param(cohc)->ctrl_lli;
2286 u32 ctrl_last = cohc_chan_param(cohc)->ctrl_lli_last;
2287 u32 config;
2288 unsigned long flg;
2289 int ret;
2290
2291 if (!sgl)
2292 goto out;
2293 if (sg_dma_len(sgl) == 0)
2294 goto out;
2295
2296 spin_lock_irqsave(&cohc->lock, flg);
2297
2298 dev_vdbg(COHC_2_DEV(cohc), "[%s] sg_len %d dir %d\n",
2299 __func__, sg_len, direction);
2300
2301 if (flags & DMA_PREP_INTERRUPT)
2302 /* Trigger interrupt after last lli */
2303 ctrl_last |= COH901318_CX_CTRL_TC_IRQ_ENABLE;
2304
2305 params = cohc_chan_param(cohc);
2306 config = params->config;
2307 /*
2308 * Add runtime-specific control on top, make
2309 * sure the bits you set per peripheral channel are
2310 * cleared in the default config from the platform.
2311 */
2312 ctrl_chained |= cohc->ctrl;
2313 ctrl_last |= cohc->ctrl;
2314 ctrl |= cohc->ctrl;
2315
2316 if (direction == DMA_MEM_TO_DEV) {
2317 u32 tx_flags = COH901318_CX_CTRL_PRDD_SOURCE |
2318 COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE;
2319
2320 config |= COH901318_CX_CFG_RM_MEMORY_TO_PRIMARY;
2321 ctrl_chained |= tx_flags;
2322 ctrl_last |= tx_flags;
2323 ctrl |= tx_flags;
2324 } else if (direction == DMA_DEV_TO_MEM) {
2325 u32 rx_flags = COH901318_CX_CTRL_PRDD_DEST |
2326 COH901318_CX_CTRL_DST_ADDR_INC_ENABLE;
2327
2328 config |= COH901318_CX_CFG_RM_PRIMARY_TO_MEMORY;
2329 ctrl_chained |= rx_flags;
2330 ctrl_last |= rx_flags;
2331 ctrl |= rx_flags;
2332 } else
2333 goto err_direction;
2334
2335 /* The dma only supports transmitting packages up to
2336 * MAX_DMA_PACKET_SIZE. Calculate to total number of
2337 * dma elemts required to send the entire sg list
2338 */
2339 for_each_sg(sgl, sg, sg_len, i) {
2340 unsigned int factor;
2341 size = sg_dma_len(sg);
2342
2343 if (size <= MAX_DMA_PACKET_SIZE) {
2344 len++;
2345 continue;
2346 }
2347
2348 factor = size >> MAX_DMA_PACKET_SIZE_SHIFT;
2349 if ((factor << MAX_DMA_PACKET_SIZE_SHIFT) < size)
2350 factor++;
2351
2352 len += factor;
2353 }
2354
2355 pr_debug("Allocate %d lli:s for this transfer\n", len);
2356 lli = coh901318_lli_alloc(&cohc->base->pool, len);
2357
2358 if (lli == NULL)
2359 goto err_dma_alloc;
2360
2361 coh901318_dma_set_runtimeconfig(chan, &cohc->config, direction);
2362
2363 /* initiate allocated lli list */
2364 ret = coh901318_lli_fill_sg(&cohc->base->pool, lli, sgl, sg_len,
2365 cohc->addr,
2366 ctrl_chained,
2367 ctrl,
2368 ctrl_last,
2369 direction, COH901318_CX_CTRL_TC_IRQ_ENABLE);
2370 if (ret)
2371 goto err_lli_fill;
2372
2373
2374 COH_DBG(coh901318_list_print(cohc, lli));
2375
2376 /* Pick a descriptor to handle this transfer */
2377 cohd = coh901318_desc_get(cohc);
2378 cohd->head_config = config;
2379 /*
2380 * Set the default head ctrl for the channel to the one from the
2381 * lli, things may have changed due to odd buffer alignment
2382 * etc.
2383 */
2384 cohd->head_ctrl = lli->control;
2385 cohd->dir = direction;
2386 cohd->flags = flags;
2387 cohd->desc.tx_submit = coh901318_tx_submit;
2388 cohd->lli = lli;
2389
2390 spin_unlock_irqrestore(&cohc->lock, flg);
2391
2392 return &cohd->desc;
2393 err_lli_fill:
2394 err_dma_alloc:
2395 err_direction:
2396 spin_unlock_irqrestore(&cohc->lock, flg);
2397 out:
2398 return NULL;
2399 }
2400
2401 static enum dma_status
2402 coh901318_tx_status(struct dma_chan *chan, dma_cookie_t cookie,
2403 struct dma_tx_state *txstate)
2404 {
2405 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2406 enum dma_status ret;
2407
2408 ret = dma_cookie_status(chan, cookie, txstate);
2409 if (ret == DMA_COMPLETE || !txstate)
2410 return ret;
2411
2412 dma_set_residue(txstate, coh901318_get_bytes_left(chan));
2413
2414 if (ret == DMA_IN_PROGRESS && cohc->stopped)
2415 ret = DMA_PAUSED;
2416
2417 return ret;
2418 }
2419
2420 static void
2421 coh901318_issue_pending(struct dma_chan *chan)
2422 {
2423 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2424 unsigned long flags;
2425
2426 spin_lock_irqsave(&cohc->lock, flags);
2427
2428 /*
2429 * Busy means that pending jobs are already being processed,
2430 * and then there is no point in starting the queue: the
2431 * terminal count interrupt on the channel will take the next
2432 * job on the queue and execute it anyway.
2433 */
2434 if (!cohc->busy)
2435 coh901318_queue_start(cohc);
2436
2437 spin_unlock_irqrestore(&cohc->lock, flags);
2438 }
2439
2440 /*
2441 * Here we wrap in the runtime dma control interface
2442 */
2443 struct burst_table {
2444 int burst_8bit;
2445 int burst_16bit;
2446 int burst_32bit;
2447 u32 reg;
2448 };
2449
2450 static const struct burst_table burst_sizes[] = {
2451 {
2452 .burst_8bit = 64,
2453 .burst_16bit = 32,
2454 .burst_32bit = 16,
2455 .reg = COH901318_CX_CTRL_BURST_COUNT_64_BYTES,
2456 },
2457 {
2458 .burst_8bit = 48,
2459 .burst_16bit = 24,
2460 .burst_32bit = 12,
2461 .reg = COH901318_CX_CTRL_BURST_COUNT_48_BYTES,
2462 },
2463 {
2464 .burst_8bit = 32,
2465 .burst_16bit = 16,
2466 .burst_32bit = 8,
2467 .reg = COH901318_CX_CTRL_BURST_COUNT_32_BYTES,
2468 },
2469 {
2470 .burst_8bit = 16,
2471 .burst_16bit = 8,
2472 .burst_32bit = 4,
2473 .reg = COH901318_CX_CTRL_BURST_COUNT_16_BYTES,
2474 },
2475 {
2476 .burst_8bit = 8,
2477 .burst_16bit = 4,
2478 .burst_32bit = 2,
2479 .reg = COH901318_CX_CTRL_BURST_COUNT_8_BYTES,
2480 },
2481 {
2482 .burst_8bit = 4,
2483 .burst_16bit = 2,
2484 .burst_32bit = 1,
2485 .reg = COH901318_CX_CTRL_BURST_COUNT_4_BYTES,
2486 },
2487 {
2488 .burst_8bit = 2,
2489 .burst_16bit = 1,
2490 .burst_32bit = 0,
2491 .reg = COH901318_CX_CTRL_BURST_COUNT_2_BYTES,
2492 },
2493 {
2494 .burst_8bit = 1,
2495 .burst_16bit = 0,
2496 .burst_32bit = 0,
2497 .reg = COH901318_CX_CTRL_BURST_COUNT_1_BYTE,
2498 },
2499 };
2500
2501 static int coh901318_dma_set_runtimeconfig(struct dma_chan *chan,
2502 struct dma_slave_config *config,
2503 enum dma_transfer_direction direction)
2504 {
2505 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2506 dma_addr_t addr;
2507 enum dma_slave_buswidth addr_width;
2508 u32 maxburst;
2509 u32 ctrl = 0;
2510 int i = 0;
2511
2512 /* We only support mem to per or per to mem transfers */
2513 if (direction == DMA_DEV_TO_MEM) {
2514 addr = config->src_addr;
2515 addr_width = config->src_addr_width;
2516 maxburst = config->src_maxburst;
2517 } else if (direction == DMA_MEM_TO_DEV) {
2518 addr = config->dst_addr;
2519 addr_width = config->dst_addr_width;
2520 maxburst = config->dst_maxburst;
2521 } else {
2522 dev_err(COHC_2_DEV(cohc), "illegal channel mode\n");
2523 return -EINVAL;
2524 }
2525
2526 dev_dbg(COHC_2_DEV(cohc), "configure channel for %d byte transfers\n",
2527 addr_width);
2528 switch (addr_width) {
2529 case DMA_SLAVE_BUSWIDTH_1_BYTE:
2530 ctrl |=
2531 COH901318_CX_CTRL_SRC_BUS_SIZE_8_BITS |
2532 COH901318_CX_CTRL_DST_BUS_SIZE_8_BITS;
2533
2534 while (i < ARRAY_SIZE(burst_sizes)) {
2535 if (burst_sizes[i].burst_8bit <= maxburst)
2536 break;
2537 i++;
2538 }
2539
2540 break;
2541 case DMA_SLAVE_BUSWIDTH_2_BYTES:
2542 ctrl |=
2543 COH901318_CX_CTRL_SRC_BUS_SIZE_16_BITS |
2544 COH901318_CX_CTRL_DST_BUS_SIZE_16_BITS;
2545
2546 while (i < ARRAY_SIZE(burst_sizes)) {
2547 if (burst_sizes[i].burst_16bit <= maxburst)
2548 break;
2549 i++;
2550 }
2551
2552 break;
2553 case DMA_SLAVE_BUSWIDTH_4_BYTES:
2554 /* Direction doesn't matter here, it's 32/32 bits */
2555 ctrl |=
2556 COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS |
2557 COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS;
2558
2559 while (i < ARRAY_SIZE(burst_sizes)) {
2560 if (burst_sizes[i].burst_32bit <= maxburst)
2561 break;
2562 i++;
2563 }
2564
2565 break;
2566 default:
2567 dev_err(COHC_2_DEV(cohc),
2568 "bad runtimeconfig: alien address width\n");
2569 return -EINVAL;
2570 }
2571
2572 ctrl |= burst_sizes[i].reg;
2573 dev_dbg(COHC_2_DEV(cohc),
2574 "selected burst size %d bytes for address width %d bytes, maxburst %d\n",
2575 burst_sizes[i].burst_8bit, addr_width, maxburst);
2576
2577 cohc->addr = addr;
2578 cohc->ctrl = ctrl;
2579
2580 return 0;
2581 }
2582
2583 static int coh901318_dma_slave_config(struct dma_chan *chan,
2584 struct dma_slave_config *config)
2585 {
2586 struct coh901318_chan *cohc = to_coh901318_chan(chan);
2587
2588 memcpy(&cohc->config, config, sizeof(*config));
2589
2590 return 0;
2591 }
2592
2593 static void coh901318_base_init(struct dma_device *dma, const int *pick_chans,
2594 struct coh901318_base *base)
2595 {
2596 int chans_i;
2597 int i = 0;
2598 struct coh901318_chan *cohc;
2599
2600 INIT_LIST_HEAD(&dma->channels);
2601
2602 for (chans_i = 0; pick_chans[chans_i] != -1; chans_i += 2) {
2603 for (i = pick_chans[chans_i]; i <= pick_chans[chans_i+1]; i++) {
2604 cohc = &base->chans[i];
2605
2606 cohc->base = base;
2607 cohc->chan.device = dma;
2608 cohc->id = i;
2609
2610 /* TODO: do we really need this lock if only one
2611 * client is connected to each channel?
2612 */
2613
2614 spin_lock_init(&cohc->lock);
2615
2616 cohc->nbr_active_done = 0;
2617 cohc->busy = 0;
2618 INIT_LIST_HEAD(&cohc->free);
2619 INIT_LIST_HEAD(&cohc->active);
2620 INIT_LIST_HEAD(&cohc->queue);
2621
2622 tasklet_init(&cohc->tasklet, dma_tasklet,
2623 (unsigned long) cohc);
2624
2625 list_add_tail(&cohc->chan.device_node,
2626 &dma->channels);
2627 }
2628 }
2629 }
2630
2631 static int __init coh901318_probe(struct platform_device *pdev)
2632 {
2633 int err = 0;
2634 struct coh901318_base *base;
2635 int irq;
2636 struct resource *io;
2637
2638 io = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2639 if (!io)
2640 return -ENODEV;
2641
2642 /* Map DMA controller registers to virtual memory */
2643 if (devm_request_mem_region(&pdev->dev,
2644 io->start,
2645 resource_size(io),
2646 pdev->dev.driver->name) == NULL)
2647 return -ENOMEM;
2648
2649 base = devm_kzalloc(&pdev->dev,
2650 ALIGN(sizeof(struct coh901318_base), 4) +
2651 U300_DMA_CHANNELS *
2652 sizeof(struct coh901318_chan),
2653 GFP_KERNEL);
2654 if (!base)
2655 return -ENOMEM;
2656
2657 base->chans = ((void *)base) + ALIGN(sizeof(struct coh901318_base), 4);
2658
2659 base->virtbase = devm_ioremap(&pdev->dev, io->start, resource_size(io));
2660 if (!base->virtbase)
2661 return -ENOMEM;
2662
2663 base->dev = &pdev->dev;
2664 spin_lock_init(&base->pm.lock);
2665 base->pm.started_channels = 0;
2666
2667 COH901318_DEBUGFS_ASSIGN(debugfs_dma_base, base);
2668
2669 irq = platform_get_irq(pdev, 0);
2670 if (irq < 0)
2671 return irq;
2672
2673 err = devm_request_irq(&pdev->dev, irq, dma_irq_handler, 0,
2674 "coh901318", base);
2675 if (err)
2676 return err;
2677
2678 base->irq = irq;
2679
2680 err = coh901318_pool_create(&base->pool, &pdev->dev,
2681 sizeof(struct coh901318_lli),
2682 32);
2683 if (err)
2684 return err;
2685
2686 /* init channels for device transfers */
2687 coh901318_base_init(&base->dma_slave, dma_slave_channels,
2688 base);
2689
2690 dma_cap_zero(base->dma_slave.cap_mask);
2691 dma_cap_set(DMA_SLAVE, base->dma_slave.cap_mask);
2692
2693 base->dma_slave.device_alloc_chan_resources = coh901318_alloc_chan_resources;
2694 base->dma_slave.device_free_chan_resources = coh901318_free_chan_resources;
2695 base->dma_slave.device_prep_slave_sg = coh901318_prep_slave_sg;
2696 base->dma_slave.device_tx_status = coh901318_tx_status;
2697 base->dma_slave.device_issue_pending = coh901318_issue_pending;
2698 base->dma_slave.device_config = coh901318_dma_slave_config;
2699 base->dma_slave.device_pause = coh901318_pause;
2700 base->dma_slave.device_resume = coh901318_resume;
2701 base->dma_slave.device_terminate_all = coh901318_terminate_all;
2702 base->dma_slave.dev = &pdev->dev;
2703
2704 err = dma_async_device_register(&base->dma_slave);
2705
2706 if (err)
2707 goto err_register_slave;
2708
2709 /* init channels for memcpy */
2710 coh901318_base_init(&base->dma_memcpy, dma_memcpy_channels,
2711 base);
2712
2713 dma_cap_zero(base->dma_memcpy.cap_mask);
2714 dma_cap_set(DMA_MEMCPY, base->dma_memcpy.cap_mask);
2715
2716 base->dma_memcpy.device_alloc_chan_resources = coh901318_alloc_chan_resources;
2717 base->dma_memcpy.device_free_chan_resources = coh901318_free_chan_resources;
2718 base->dma_memcpy.device_prep_dma_memcpy = coh901318_prep_memcpy;
2719 base->dma_memcpy.device_tx_status = coh901318_tx_status;
2720 base->dma_memcpy.device_issue_pending = coh901318_issue_pending;
2721 base->dma_memcpy.device_config = coh901318_dma_slave_config;
2722 base->dma_memcpy.device_pause = coh901318_pause;
2723 base->dma_memcpy.device_resume = coh901318_resume;
2724 base->dma_memcpy.device_terminate_all = coh901318_terminate_all;
2725 base->dma_memcpy.dev = &pdev->dev;
2726 /*
2727 * This controller can only access address at even 32bit boundaries,
2728 * i.e. 2^2
2729 */
2730 base->dma_memcpy.copy_align = DMAENGINE_ALIGN_4_BYTES;
2731 err = dma_async_device_register(&base->dma_memcpy);
2732
2733 if (err)
2734 goto err_register_memcpy;
2735
2736 err = of_dma_controller_register(pdev->dev.of_node, coh901318_xlate,
2737 base);
2738 if (err)
2739 goto err_register_of_dma;
2740
2741 platform_set_drvdata(pdev, base);
2742 dev_info(&pdev->dev, "Initialized COH901318 DMA on virtual base 0x%p\n",
2743 base->virtbase);
2744
2745 return err;
2746
2747 err_register_of_dma:
2748 dma_async_device_unregister(&base->dma_memcpy);
2749 err_register_memcpy:
2750 dma_async_device_unregister(&base->dma_slave);
2751 err_register_slave:
2752 coh901318_pool_destroy(&base->pool);
2753 return err;
2754 }
2755 static void coh901318_base_remove(struct coh901318_base *base, const int *pick_chans)
2756 {
2757 int chans_i;
2758 int i = 0;
2759 struct coh901318_chan *cohc;
2760
2761 for (chans_i = 0; pick_chans[chans_i] != -1; chans_i += 2) {
2762 for (i = pick_chans[chans_i]; i <= pick_chans[chans_i+1]; i++) {
2763 cohc = &base->chans[i];
2764
2765 tasklet_kill(&cohc->tasklet);
2766 }
2767 }
2768
2769 }
2770
2771 static int coh901318_remove(struct platform_device *pdev)
2772 {
2773 struct coh901318_base *base = platform_get_drvdata(pdev);
2774
2775 devm_free_irq(&pdev->dev, base->irq, base);
2776
2777 coh901318_base_remove(base, dma_slave_channels);
2778 coh901318_base_remove(base, dma_memcpy_channels);
2779
2780 of_dma_controller_free(pdev->dev.of_node);
2781 dma_async_device_unregister(&base->dma_memcpy);
2782 dma_async_device_unregister(&base->dma_slave);
2783 coh901318_pool_destroy(&base->pool);
2784 return 0;
2785 }
2786
2787 static const struct of_device_id coh901318_dt_match[] = {
2788 { .compatible = "stericsson,coh901318" },
2789 {},
2790 };
2791
2792 static struct platform_driver coh901318_driver = {
2793 .remove = coh901318_remove,
2794 .driver = {
2795 .name = "coh901318",
2796 .of_match_table = coh901318_dt_match,
2797 },
2798 };
2799
2800 static int __init coh901318_init(void)
2801 {
2802 return platform_driver_probe(&coh901318_driver, coh901318_probe);
2803 }
2804 subsys_initcall(coh901318_init);
2805
2806 static void __exit coh901318_exit(void)
2807 {
2808 platform_driver_unregister(&coh901318_driver);
2809 }
2810 module_exit(coh901318_exit);
2811
2812 MODULE_LICENSE("GPL");
2813 MODULE_AUTHOR("Per Friden");
Linux with added FPC-III support