?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
treewide: remove redundant IS_ERR() before error code check
[linux/fpc-iii.git] / drivers / gpu / drm / amd / display / dc / dcn10 / dcn10_stream_encoder.c
blob376c4264d295b5f9fe808e14ed44389093c66581
1 /*
2 * Copyright 2012-15 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: AMD
23 *
24 */
25
26 #include <linux/delay.h>
27
28 #include "dc_bios_types.h"
29 #include "dcn10_stream_encoder.h"
30 #include "reg_helper.h"
31 #include "hw_shared.h"
32
33 #define DC_LOGGER \
34 enc1->base.ctx->logger
35
36
37 #define REG(reg)\
38 (enc1->regs->reg)
39
40 #undef FN
41 #define FN(reg_name, field_name) \
42 enc1->se_shift->field_name, enc1->se_mask->field_name
43
44 #define VBI_LINE_0 0
45 #define DP_BLANK_MAX_RETRY 20
46 #define HDMI_CLOCK_CHANNEL_RATE_MORE_340M 340000
47
48
49 enum {
50 DP_MST_UPDATE_MAX_RETRY = 50
51 };
52
53 #define CTX \
54 enc1->base.ctx
55
56 void enc1_update_generic_info_packet(
57 struct dcn10_stream_encoder *enc1,
58 uint32_t packet_index,
59 const struct dc_info_packet *info_packet)
60 {
61 uint32_t regval;
62 /* TODOFPGA Figure out a proper number for max_retries polling for lock
63 * use 50 for now.
64 */
65 uint32_t max_retries = 50;
66
67 /*we need turn on clock before programming AFMT block*/
68 REG_UPDATE(AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, 1);
69
70 if (packet_index >= 8)
71 ASSERT(0);
72
73 /* poll dig_update_lock is not locked -> asic internal signal
74 * assume otg master lock will unlock it
75 */
76 /* REG_WAIT(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_LOCK_STATUS,
77 0, 10, max_retries);*/
78
79 /* check if HW reading GSP memory */
80 REG_WAIT(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT,
81 0, 10, max_retries);
82
83 /* HW does is not reading GSP memory not reading too long ->
84 * something wrong. clear GPS memory access and notify?
85 * hw SW is writing to GSP memory
86 */
87 REG_UPDATE(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT_CLR, 1);
88
89 /* choose which generic packet to use */
90 regval = REG_READ(AFMT_VBI_PACKET_CONTROL);
91 REG_UPDATE(AFMT_VBI_PACKET_CONTROL,
92 AFMT_GENERIC_INDEX, packet_index);
93
94 /* write generic packet header
95 * (4th byte is for GENERIC0 only)
96 */
97 REG_SET_4(AFMT_GENERIC_HDR, 0,
98 AFMT_GENERIC_HB0, info_packet->hb0,
99 AFMT_GENERIC_HB1, info_packet->hb1,
100 AFMT_GENERIC_HB2, info_packet->hb2,
101 AFMT_GENERIC_HB3, info_packet->hb3);
102
103 /* write generic packet contents
104 * (we never use last 4 bytes)
105 * there are 8 (0-7) mmDIG0_AFMT_GENERIC0_x registers
106 */
107 {
108 const uint32_t *content =
109 (const uint32_t *) &info_packet->sb[0];
110
111 REG_WRITE(AFMT_GENERIC_0, *content++);
112 REG_WRITE(AFMT_GENERIC_1, *content++);
113 REG_WRITE(AFMT_GENERIC_2, *content++);
114 REG_WRITE(AFMT_GENERIC_3, *content++);
115 REG_WRITE(AFMT_GENERIC_4, *content++);
116 REG_WRITE(AFMT_GENERIC_5, *content++);
117 REG_WRITE(AFMT_GENERIC_6, *content++);
118 REG_WRITE(AFMT_GENERIC_7, *content);
119 }
120
121 switch (packet_index) {
122 case 0:
123 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
124 AFMT_GENERIC0_FRAME_UPDATE, 1);
125 break;
126 case 1:
127 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
128 AFMT_GENERIC1_FRAME_UPDATE, 1);
129 break;
130 case 2:
131 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
132 AFMT_GENERIC2_FRAME_UPDATE, 1);
133 break;
134 case 3:
135 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
136 AFMT_GENERIC3_FRAME_UPDATE, 1);
137 break;
138 case 4:
139 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
140 AFMT_GENERIC4_FRAME_UPDATE, 1);
141 break;
142 case 5:
143 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
144 AFMT_GENERIC5_FRAME_UPDATE, 1);
145 break;
146 case 6:
147 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
148 AFMT_GENERIC6_FRAME_UPDATE, 1);
149 break;
150 case 7:
151 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
152 AFMT_GENERIC7_FRAME_UPDATE, 1);
153 break;
154 default:
155 break;
156 }
157 }
158
159 static void enc1_update_hdmi_info_packet(
160 struct dcn10_stream_encoder *enc1,
161 uint32_t packet_index,
162 const struct dc_info_packet *info_packet)
163 {
164 uint32_t cont, send, line;
165
166 if (info_packet->valid) {
167 enc1_update_generic_info_packet(
168 enc1,
169 packet_index,
170 info_packet);
171
172 /* enable transmission of packet(s) -
173 * packet transmission begins on the next frame
174 */
175 cont = 1;
176 /* send packet(s) every frame */
177 send = 1;
178 /* select line number to send packets on */
179 line = 2;
180 } else {
181 cont = 0;
182 send = 0;
183 line = 0;
184 }
185
186 /* choose which generic packet control to use */
187 switch (packet_index) {
188 case 0:
189 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL0,
190 HDMI_GENERIC0_CONT, cont,
191 HDMI_GENERIC0_SEND, send,
192 HDMI_GENERIC0_LINE, line);
193 break;
194 case 1:
195 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL0,
196 HDMI_GENERIC1_CONT, cont,
197 HDMI_GENERIC1_SEND, send,
198 HDMI_GENERIC1_LINE, line);
199 break;
200 case 2:
201 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL1,
202 HDMI_GENERIC0_CONT, cont,
203 HDMI_GENERIC0_SEND, send,
204 HDMI_GENERIC0_LINE, line);
205 break;
206 case 3:
207 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL1,
208 HDMI_GENERIC1_CONT, cont,
209 HDMI_GENERIC1_SEND, send,
210 HDMI_GENERIC1_LINE, line);
211 break;
212 case 4:
213 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL2,
214 HDMI_GENERIC0_CONT, cont,
215 HDMI_GENERIC0_SEND, send,
216 HDMI_GENERIC0_LINE, line);
217 break;
218 case 5:
219 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL2,
220 HDMI_GENERIC1_CONT, cont,
221 HDMI_GENERIC1_SEND, send,
222 HDMI_GENERIC1_LINE, line);
223 break;
224 case 6:
225 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL3,
226 HDMI_GENERIC0_CONT, cont,
227 HDMI_GENERIC0_SEND, send,
228 HDMI_GENERIC0_LINE, line);
229 break;
230 case 7:
231 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL3,
232 HDMI_GENERIC1_CONT, cont,
233 HDMI_GENERIC1_SEND, send,
234 HDMI_GENERIC1_LINE, line);
235 break;
236 default:
237 /* invalid HW packet index */
238 DC_LOG_WARNING(
239 "Invalid HW packet index: %s()\n",
240 __func__);
241 return;
242 }
243 }
244
245 /* setup stream encoder in dp mode */
246 void enc1_stream_encoder_dp_set_stream_attribute(
247 struct stream_encoder *enc,
248 struct dc_crtc_timing *crtc_timing,
249 enum dc_color_space output_color_space,
250 bool use_vsc_sdp_for_colorimetry,
251 uint32_t enable_sdp_splitting)
252 {
253 uint32_t h_active_start;
254 uint32_t v_active_start;
255 uint32_t misc0 = 0;
256 uint32_t misc1 = 0;
257 uint32_t h_blank;
258 uint32_t h_back_porch;
259 uint8_t synchronous_clock = 0; /* asynchronous mode */
260 uint8_t colorimetry_bpc;
261 uint8_t dynamic_range_rgb = 0; /*full range*/
262 uint8_t dynamic_range_ycbcr = 1; /*bt709*/
263 uint8_t dp_pixel_encoding = 0;
264 uint8_t dp_component_depth = 0;
265
266 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
267 struct dc_crtc_timing hw_crtc_timing = *crtc_timing;
268
269 if (hw_crtc_timing.flags.INTERLACE) {
270 /*the input timing is in VESA spec format with Interlace flag =1*/
271 hw_crtc_timing.v_total /= 2;
272 hw_crtc_timing.v_border_top /= 2;
273 hw_crtc_timing.v_addressable /= 2;
274 hw_crtc_timing.v_border_bottom /= 2;
275 hw_crtc_timing.v_front_porch /= 2;
276 hw_crtc_timing.v_sync_width /= 2;
277 }
278
279
280 /* set pixel encoding */
281 switch (hw_crtc_timing.pixel_encoding) {
282 case PIXEL_ENCODING_YCBCR422:
283 dp_pixel_encoding = DP_PIXEL_ENCODING_TYPE_YCBCR422;
284 break;
285 case PIXEL_ENCODING_YCBCR444:
286 dp_pixel_encoding = DP_PIXEL_ENCODING_TYPE_YCBCR444;
287
288 if (hw_crtc_timing.flags.Y_ONLY)
289 if (hw_crtc_timing.display_color_depth != COLOR_DEPTH_666)
290 /* HW testing only, no use case yet.
291 * Color depth of Y-only could be
292 * 8, 10, 12, 16 bits
293 */
294 dp_pixel_encoding = DP_PIXEL_ENCODING_TYPE_Y_ONLY;
295
296 /* Note: DP_MSA_MISC1 bit 7 is the indicator
297 * of Y-only mode.
298 * This bit is set in HW if register
299 * DP_PIXEL_ENCODING is programmed to 0x4
300 */
301 break;
302 case PIXEL_ENCODING_YCBCR420:
303 dp_pixel_encoding = DP_PIXEL_ENCODING_TYPE_YCBCR420;
304 break;
305 default:
306 dp_pixel_encoding = DP_PIXEL_ENCODING_TYPE_RGB444;
307 break;
308 }
309
310 misc1 = REG_READ(DP_MSA_MISC);
311 /* For YCbCr420 and BT2020 Colorimetry Formats, VSC SDP shall be used.
312 * When MISC1, bit 6, is Set to 1, a Source device uses a VSC SDP to indicate the
313 * Pixel Encoding/Colorimetry Format and that a Sink device shall ignore MISC1, bit 7,
314 * and MISC0, bits 7:1 (MISC1, bit 7, and MISC0, bits 7:1, become "don't care").
315 */
316 if (use_vsc_sdp_for_colorimetry)
317 misc1 = misc1 | 0x40;
318 else
319 misc1 = misc1 & ~0x40;
320
321 /* set color depth */
322 switch (hw_crtc_timing.display_color_depth) {
323 case COLOR_DEPTH_666:
324 dp_component_depth = DP_COMPONENT_PIXEL_DEPTH_6BPC;
325 break;
326 case COLOR_DEPTH_888:
327 dp_component_depth = DP_COMPONENT_PIXEL_DEPTH_8BPC;
328 break;
329 case COLOR_DEPTH_101010:
330 dp_component_depth = DP_COMPONENT_PIXEL_DEPTH_10BPC;
331 break;
332 case COLOR_DEPTH_121212:
333 dp_component_depth = DP_COMPONENT_PIXEL_DEPTH_12BPC;
334 break;
335 case COLOR_DEPTH_161616:
336 dp_component_depth = DP_COMPONENT_PIXEL_DEPTH_16BPC;
337 break;
338 default:
339 dp_component_depth = DP_COMPONENT_PIXEL_DEPTH_6BPC;
340 break;
341 }
342
343 /* Set DP pixel encoding and component depth */
344 REG_UPDATE_2(DP_PIXEL_FORMAT,
345 DP_PIXEL_ENCODING, dp_pixel_encoding,
346 DP_COMPONENT_DEPTH, dp_component_depth);
347
348 /* set dynamic range and YCbCr range */
349
350 switch (hw_crtc_timing.display_color_depth) {
351 case COLOR_DEPTH_666:
352 colorimetry_bpc = 0;
353 break;
354 case COLOR_DEPTH_888:
355 colorimetry_bpc = 1;
356 break;
357 case COLOR_DEPTH_101010:
358 colorimetry_bpc = 2;
359 break;
360 case COLOR_DEPTH_121212:
361 colorimetry_bpc = 3;
362 break;
363 default:
364 colorimetry_bpc = 0;
365 break;
366 }
367
368 misc0 = misc0 | synchronous_clock;
369 misc0 = colorimetry_bpc << 5;
370
371 switch (output_color_space) {
372 case COLOR_SPACE_SRGB:
373 misc1 = misc1 & ~0x80; /* bit7 = 0*/
374 dynamic_range_rgb = 0; /*full range*/
375 break;
376 case COLOR_SPACE_SRGB_LIMITED:
377 misc0 = misc0 | 0x8; /* bit3=1 */
378 misc1 = misc1 & ~0x80; /* bit7 = 0*/
379 dynamic_range_rgb = 1; /*limited range*/
380 break;
381 case COLOR_SPACE_YCBCR601:
382 case COLOR_SPACE_YCBCR601_LIMITED:
383 misc0 = misc0 | 0x8; /* bit3=1, bit4=0 */
384 misc1 = misc1 & ~0x80; /* bit7 = 0*/
385 dynamic_range_ycbcr = 0; /*bt601*/
386 if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)
387 misc0 = misc0 | 0x2; /* bit2=0, bit1=1 */
388 else if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR444)
389 misc0 = misc0 | 0x4; /* bit2=1, bit1=0 */
390 break;
391 case COLOR_SPACE_YCBCR709:
392 case COLOR_SPACE_YCBCR709_LIMITED:
393 misc0 = misc0 | 0x18; /* bit3=1, bit4=1 */
394 misc1 = misc1 & ~0x80; /* bit7 = 0*/
395 dynamic_range_ycbcr = 1; /*bt709*/
396 if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)
397 misc0 = misc0 | 0x2; /* bit2=0, bit1=1 */
398 else if (hw_crtc_timing.pixel_encoding == PIXEL_ENCODING_YCBCR444)
399 misc0 = misc0 | 0x4; /* bit2=1, bit1=0 */
400 break;
401 case COLOR_SPACE_2020_RGB_LIMITEDRANGE:
402 dynamic_range_rgb = 1; /*limited range*/
403 break;
404 case COLOR_SPACE_2020_RGB_FULLRANGE:
405 case COLOR_SPACE_2020_YCBCR:
406 case COLOR_SPACE_XR_RGB:
407 case COLOR_SPACE_MSREF_SCRGB:
408 case COLOR_SPACE_ADOBERGB:
409 case COLOR_SPACE_DCIP3:
410 case COLOR_SPACE_XV_YCC_709:
411 case COLOR_SPACE_XV_YCC_601:
412 case COLOR_SPACE_DISPLAYNATIVE:
413 case COLOR_SPACE_DOLBYVISION:
414 case COLOR_SPACE_APPCTRL:
415 case COLOR_SPACE_CUSTOMPOINTS:
416 case COLOR_SPACE_UNKNOWN:
417 case COLOR_SPACE_YCBCR709_BLACK:
418 /* do nothing */
419 break;
420 }
421
422 REG_SET(DP_MSA_COLORIMETRY, 0, DP_MSA_MISC0, misc0);
423 REG_WRITE(DP_MSA_MISC, misc1); /* MSA_MISC1 */
424
425 /* dcn new register
426 * dc_crtc_timing is vesa dmt struct. data from edid
427 */
428 REG_SET_2(DP_MSA_TIMING_PARAM1, 0,
429 DP_MSA_HTOTAL, hw_crtc_timing.h_total,
430 DP_MSA_VTOTAL, hw_crtc_timing.v_total);
431
432 /* calculate from vesa timing parameters
433 * h_active_start related to leading edge of sync
434 */
435
436 h_blank = hw_crtc_timing.h_total - hw_crtc_timing.h_border_left -
437 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right;
438
439 h_back_porch = h_blank - hw_crtc_timing.h_front_porch -
440 hw_crtc_timing.h_sync_width;
441
442 /* start at beginning of left border */
443 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch;
444
445
446 v_active_start = hw_crtc_timing.v_total - hw_crtc_timing.v_border_top -
447 hw_crtc_timing.v_addressable - hw_crtc_timing.v_border_bottom -
448 hw_crtc_timing.v_front_porch;
449
450
451 /* start at beginning of left border */
452 REG_SET_2(DP_MSA_TIMING_PARAM2, 0,
453 DP_MSA_HSTART, h_active_start,
454 DP_MSA_VSTART, v_active_start);
455
456 REG_SET_4(DP_MSA_TIMING_PARAM3, 0,
457 DP_MSA_HSYNCWIDTH,
458 hw_crtc_timing.h_sync_width,
459 DP_MSA_HSYNCPOLARITY,
460 !hw_crtc_timing.flags.HSYNC_POSITIVE_POLARITY,
461 DP_MSA_VSYNCWIDTH,
462 hw_crtc_timing.v_sync_width,
463 DP_MSA_VSYNCPOLARITY,
464 !hw_crtc_timing.flags.VSYNC_POSITIVE_POLARITY);
465
466 /* HWDITH include border or overscan */
467 REG_SET_2(DP_MSA_TIMING_PARAM4, 0,
468 DP_MSA_HWIDTH, hw_crtc_timing.h_border_left +
469 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right,
470 DP_MSA_VHEIGHT, hw_crtc_timing.v_border_top +
471 hw_crtc_timing.v_addressable + hw_crtc_timing.v_border_bottom);
472 }
473
474 void enc1_stream_encoder_set_stream_attribute_helper(
475 struct dcn10_stream_encoder *enc1,
476 struct dc_crtc_timing *crtc_timing)
477 {
478 switch (crtc_timing->pixel_encoding) {
479 case PIXEL_ENCODING_YCBCR422:
480 REG_UPDATE(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, 1);
481 break;
482 default:
483 REG_UPDATE(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, 0);
484 break;
485 }
486 REG_UPDATE(DIG_FE_CNTL, TMDS_COLOR_FORMAT, 0);
487 }
488
489 /* setup stream encoder in hdmi mode */
490 void enc1_stream_encoder_hdmi_set_stream_attribute(
491 struct stream_encoder *enc,
492 struct dc_crtc_timing *crtc_timing,
493 int actual_pix_clk_khz,
494 bool enable_audio)
495 {
496 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
497 struct bp_encoder_control cntl = {0};
498
499 cntl.action = ENCODER_CONTROL_SETUP;
500 cntl.engine_id = enc1->base.id;
501 cntl.signal = SIGNAL_TYPE_HDMI_TYPE_A;
502 cntl.enable_dp_audio = enable_audio;
503 cntl.pixel_clock = actual_pix_clk_khz;
504 cntl.lanes_number = LANE_COUNT_FOUR;
505
506 if (enc1->base.bp->funcs->encoder_control(
507 enc1->base.bp, &cntl) != BP_RESULT_OK)
508 return;
509
510 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing);
511
512 /* setup HDMI engine */
513 REG_UPDATE_6(HDMI_CONTROL,
514 HDMI_PACKET_GEN_VERSION, 1,
515 HDMI_KEEPOUT_MODE, 1,
516 HDMI_DEEP_COLOR_ENABLE, 0,
517 HDMI_DATA_SCRAMBLE_EN, 0,
518 HDMI_NO_EXTRA_NULL_PACKET_FILLED, 1,
519 HDMI_CLOCK_CHANNEL_RATE, 0);
520
521
522 switch (crtc_timing->display_color_depth) {
523 case COLOR_DEPTH_888:
524 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);
525 break;
526 case COLOR_DEPTH_101010:
527 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) {
528 REG_UPDATE_2(HDMI_CONTROL,
529 HDMI_DEEP_COLOR_DEPTH, 1,
530 HDMI_DEEP_COLOR_ENABLE, 0);
531 } else {
532 REG_UPDATE_2(HDMI_CONTROL,
533 HDMI_DEEP_COLOR_DEPTH, 1,
534 HDMI_DEEP_COLOR_ENABLE, 1);
535 }
536 break;
537 case COLOR_DEPTH_121212:
538 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR422) {
539 REG_UPDATE_2(HDMI_CONTROL,
540 HDMI_DEEP_COLOR_DEPTH, 2,
541 HDMI_DEEP_COLOR_ENABLE, 0);
542 } else {
543 REG_UPDATE_2(HDMI_CONTROL,
544 HDMI_DEEP_COLOR_DEPTH, 2,
545 HDMI_DEEP_COLOR_ENABLE, 1);
546 }
547 break;
548 case COLOR_DEPTH_161616:
549 REG_UPDATE_2(HDMI_CONTROL,
550 HDMI_DEEP_COLOR_DEPTH, 3,
551 HDMI_DEEP_COLOR_ENABLE, 1);
552 break;
553 default:
554 break;
555 }
556
557 if (actual_pix_clk_khz >= HDMI_CLOCK_CHANNEL_RATE_MORE_340M) {
558 /* enable HDMI data scrambler
559 * HDMI_CLOCK_CHANNEL_RATE_MORE_340M
560 * Clock channel frequency is 1/4 of character rate.
561 */
562 REG_UPDATE_2(HDMI_CONTROL,
563 HDMI_DATA_SCRAMBLE_EN, 1,
564 HDMI_CLOCK_CHANNEL_RATE, 1);
565 } else if (crtc_timing->flags.LTE_340MCSC_SCRAMBLE) {
566
567 /* TODO: New feature for DCE11, still need to implement */
568
569 /* enable HDMI data scrambler
570 * HDMI_CLOCK_CHANNEL_FREQ_EQUAL_TO_CHAR_RATE
571 * Clock channel frequency is the same
572 * as character rate
573 */
574 REG_UPDATE_2(HDMI_CONTROL,
575 HDMI_DATA_SCRAMBLE_EN, 1,
576 HDMI_CLOCK_CHANNEL_RATE, 0);
577 }
578
579
580 REG_UPDATE_3(HDMI_VBI_PACKET_CONTROL,
581 HDMI_GC_CONT, 1,
582 HDMI_GC_SEND, 1,
583 HDMI_NULL_SEND, 1);
584
585 /* following belongs to audio */
586 REG_UPDATE(HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);
587
588 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);
589
590 REG_UPDATE(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE,
591 VBI_LINE_0 + 2);
592
593 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0);
594 }
595
596 /* setup stream encoder in dvi mode */
597 void enc1_stream_encoder_dvi_set_stream_attribute(
598 struct stream_encoder *enc,
599 struct dc_crtc_timing *crtc_timing,
600 bool is_dual_link)
601 {
602 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
603 struct bp_encoder_control cntl = {0};
604
605 cntl.action = ENCODER_CONTROL_SETUP;
606 cntl.engine_id = enc1->base.id;
607 cntl.signal = is_dual_link ?
608 SIGNAL_TYPE_DVI_DUAL_LINK : SIGNAL_TYPE_DVI_SINGLE_LINK;
609 cntl.enable_dp_audio = false;
610 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10;
611 cntl.lanes_number = (is_dual_link) ? LANE_COUNT_EIGHT : LANE_COUNT_FOUR;
612
613 if (enc1->base.bp->funcs->encoder_control(
614 enc1->base.bp, &cntl) != BP_RESULT_OK)
615 return;
616
617 ASSERT(crtc_timing->pixel_encoding == PIXEL_ENCODING_RGB);
618 ASSERT(crtc_timing->display_color_depth == COLOR_DEPTH_888);
619 enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing);
620 }
621
622 void enc1_stream_encoder_set_mst_bandwidth(
623 struct stream_encoder *enc,
624 struct fixed31_32 avg_time_slots_per_mtp)
625 {
626 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
627 uint32_t x = dc_fixpt_floor(
628 avg_time_slots_per_mtp);
629 uint32_t y = dc_fixpt_ceil(
630 dc_fixpt_shl(
631 dc_fixpt_sub_int(
632 avg_time_slots_per_mtp,
633 x),
634 26));
635
636 REG_SET_2(DP_MSE_RATE_CNTL, 0,
637 DP_MSE_RATE_X, x,
638 DP_MSE_RATE_Y, y);
639
640 /* wait for update to be completed on the link */
641 /* i.e. DP_MSE_RATE_UPDATE_PENDING field (read only) */
642 /* is reset to 0 (not pending) */
643 REG_WAIT(DP_MSE_RATE_UPDATE, DP_MSE_RATE_UPDATE_PENDING,
644 0,
645 10, DP_MST_UPDATE_MAX_RETRY);
646 }
647
648 static void enc1_stream_encoder_update_hdmi_info_packets(
649 struct stream_encoder *enc,
650 const struct encoder_info_frame *info_frame)
651 {
652 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
653
654 /* for bring up, disable dp double TODO */
655 REG_UPDATE(HDMI_DB_CONTROL, HDMI_DB_DISABLE, 1);
656
657 enc1_update_hdmi_info_packet(enc1, 0, &info_frame->avi);
658 enc1_update_hdmi_info_packet(enc1, 1, &info_frame->vendor);
659 enc1_update_hdmi_info_packet(enc1, 2, &info_frame->gamut);
660 enc1_update_hdmi_info_packet(enc1, 3, &info_frame->spd);
661 enc1_update_hdmi_info_packet(enc1, 4, &info_frame->hdrsmd);
662 }
663
664 static void enc1_stream_encoder_stop_hdmi_info_packets(
665 struct stream_encoder *enc)
666 {
667 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
668
669 /* stop generic packets 0 & 1 on HDMI */
670 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL0, 0,
671 HDMI_GENERIC1_CONT, 0,
672 HDMI_GENERIC1_LINE, 0,
673 HDMI_GENERIC1_SEND, 0,
674 HDMI_GENERIC0_CONT, 0,
675 HDMI_GENERIC0_LINE, 0,
676 HDMI_GENERIC0_SEND, 0);
677
678 /* stop generic packets 2 & 3 on HDMI */
679 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL1, 0,
680 HDMI_GENERIC0_CONT, 0,
681 HDMI_GENERIC0_LINE, 0,
682 HDMI_GENERIC0_SEND, 0,
683 HDMI_GENERIC1_CONT, 0,
684 HDMI_GENERIC1_LINE, 0,
685 HDMI_GENERIC1_SEND, 0);
686
687 /* stop generic packets 2 & 3 on HDMI */
688 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL2, 0,
689 HDMI_GENERIC0_CONT, 0,
690 HDMI_GENERIC0_LINE, 0,
691 HDMI_GENERIC0_SEND, 0,
692 HDMI_GENERIC1_CONT, 0,
693 HDMI_GENERIC1_LINE, 0,
694 HDMI_GENERIC1_SEND, 0);
695
696 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL3, 0,
697 HDMI_GENERIC0_CONT, 0,
698 HDMI_GENERIC0_LINE, 0,
699 HDMI_GENERIC0_SEND, 0,
700 HDMI_GENERIC1_CONT, 0,
701 HDMI_GENERIC1_LINE, 0,
702 HDMI_GENERIC1_SEND, 0);
703 }
704
705 void enc1_stream_encoder_update_dp_info_packets(
706 struct stream_encoder *enc,
707 const struct encoder_info_frame *info_frame)
708 {
709 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
710 uint32_t value = 0;
711
712 if (info_frame->vsc.valid)
713 enc1_update_generic_info_packet(
714 enc1,
715 0, /* packetIndex */
716 &info_frame->vsc);
717
718 if (info_frame->spd.valid)
719 enc1_update_generic_info_packet(
720 enc1,
721 2, /* packetIndex */
722 &info_frame->spd);
723
724 if (info_frame->hdrsmd.valid)
725 enc1_update_generic_info_packet(
726 enc1,
727 3, /* packetIndex */
728 &info_frame->hdrsmd);
729
730 /* packetIndex 4 is used for send immediate sdp message, and please
731 * use other packetIndex (such as 5,6) for other info packet
732 */
733
734 /* enable/disable transmission of packet(s).
735 * If enabled, packet transmission begins on the next frame
736 */
737 REG_UPDATE(DP_SEC_CNTL, DP_SEC_GSP0_ENABLE, info_frame->vsc.valid);
738 REG_UPDATE(DP_SEC_CNTL, DP_SEC_GSP2_ENABLE, info_frame->spd.valid);
739 REG_UPDATE(DP_SEC_CNTL, DP_SEC_GSP3_ENABLE, info_frame->hdrsmd.valid);
740
741
742 /* This bit is the master enable bit.
743 * When enabling secondary stream engine,
744 * this master bit must also be set.
745 * This register shared with audio info frame.
746 * Therefore we need to enable master bit
747 * if at least on of the fields is not 0
748 */
749 value = REG_READ(DP_SEC_CNTL);
750 if (value)
751 REG_UPDATE(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, 1);
752 }
753
754 void enc1_stream_encoder_send_immediate_sdp_message(
755 struct stream_encoder *enc,
756 const uint8_t *custom_sdp_message,
757 unsigned int sdp_message_size)
758 {
759 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
760 uint32_t value = 0;
761
762 /* TODOFPGA Figure out a proper number for max_retries polling for lock
763 * use 50 for now.
764 */
765 uint32_t max_retries = 50;
766
767 /* check if GSP4 is transmitted */
768 REG_WAIT(DP_SEC_CNTL2, DP_SEC_GSP4_SEND_PENDING,
769 0, 10, max_retries);
770
771 /* disable GSP4 transmitting */
772 REG_UPDATE(DP_SEC_CNTL2, DP_SEC_GSP4_SEND, 0);
773
774 /* transmit GSP4 at the earliest time in a frame */
775 REG_UPDATE(DP_SEC_CNTL2, DP_SEC_GSP4_SEND_ANY_LINE, 1);
776
777 /*we need turn on clock before programming AFMT block*/
778 REG_UPDATE(AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, 1);
779
780 /* check if HW reading GSP memory */
781 REG_WAIT(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT,
782 0, 10, max_retries);
783
784 /* HW does is not reading GSP memory not reading too long ->
785 * something wrong. clear GPS memory access and notify?
786 * hw SW is writing to GSP memory
787 */
788 REG_UPDATE(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT_CLR, 1);
789
790 /* use generic packet 4 for immediate sdp message */
791 REG_UPDATE(AFMT_VBI_PACKET_CONTROL,
792 AFMT_GENERIC_INDEX, 4);
793
794 /* write generic packet header
795 * (4th byte is for GENERIC0 only)
796 */
797 REG_SET_4(AFMT_GENERIC_HDR, 0,
798 AFMT_GENERIC_HB0, custom_sdp_message[0],
799 AFMT_GENERIC_HB1, custom_sdp_message[1],
800 AFMT_GENERIC_HB2, custom_sdp_message[2],
801 AFMT_GENERIC_HB3, custom_sdp_message[3]);
802
803 /* write generic packet contents
804 * (we never use last 4 bytes)
805 * there are 8 (0-7) mmDIG0_AFMT_GENERIC0_x registers
806 */
807 {
808 const uint32_t *content =
809 (const uint32_t *) &custom_sdp_message[4];
810
811 REG_WRITE(AFMT_GENERIC_0, *content++);
812 REG_WRITE(AFMT_GENERIC_1, *content++);
813 REG_WRITE(AFMT_GENERIC_2, *content++);
814 REG_WRITE(AFMT_GENERIC_3, *content++);
815 REG_WRITE(AFMT_GENERIC_4, *content++);
816 REG_WRITE(AFMT_GENERIC_5, *content++);
817 REG_WRITE(AFMT_GENERIC_6, *content++);
818 REG_WRITE(AFMT_GENERIC_7, *content);
819 }
820
821 /* check whether GENERIC4 registers double buffer update in immediate mode
822 * is pending
823 */
824 REG_WAIT(AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_IMMEDIATE_UPDATE_PENDING,
825 0, 10, max_retries);
826
827 /* atomically update double-buffered GENERIC4 registers in immediate mode
828 * (update immediately)
829 */
830 REG_UPDATE(AFMT_VBI_PACKET_CONTROL1,
831 AFMT_GENERIC4_IMMEDIATE_UPDATE, 1);
832
833 /* enable GSP4 transmitting */
834 REG_UPDATE(DP_SEC_CNTL2, DP_SEC_GSP4_SEND, 1);
835
836 /* This bit is the master enable bit.
837 * When enabling secondary stream engine,
838 * this master bit must also be set.
839 * This register shared with audio info frame.
840 * Therefore we need to enable master bit
841 * if at least on of the fields is not 0
842 */
843 value = REG_READ(DP_SEC_CNTL);
844 if (value)
845 REG_UPDATE(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, 1);
846 }
847
848 void enc1_stream_encoder_stop_dp_info_packets(
849 struct stream_encoder *enc)
850 {
851 /* stop generic packets on DP */
852 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
853 uint32_t value = 0;
854
855 REG_SET_10(DP_SEC_CNTL, 0,
856 DP_SEC_GSP0_ENABLE, 0,
857 DP_SEC_GSP1_ENABLE, 0,
858 DP_SEC_GSP2_ENABLE, 0,
859 DP_SEC_GSP3_ENABLE, 0,
860 DP_SEC_GSP4_ENABLE, 0,
861 DP_SEC_GSP5_ENABLE, 0,
862 DP_SEC_GSP6_ENABLE, 0,
863 DP_SEC_GSP7_ENABLE, 0,
864 DP_SEC_MPG_ENABLE, 0,
865 DP_SEC_STREAM_ENABLE, 0);
866
867 /* this register shared with audio info frame.
868 * therefore we need to keep master enabled
869 * if at least one of the fields is not 0 */
870 value = REG_READ(DP_SEC_CNTL);
871 if (value)
872 REG_UPDATE(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, 1);
873
874 }
875
876 void enc1_stream_encoder_dp_blank(
877 struct stream_encoder *enc)
878 {
879 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
880 uint32_t reg1 = 0;
881 uint32_t max_retries = DP_BLANK_MAX_RETRY * 10;
882
883 /* Note: For CZ, we are changing driver default to disable
884 * stream deferred to next VBLANK. If results are positive, we
885 * will make the same change to all DCE versions. There are a
886 * handful of panels that cannot handle disable stream at
887 * HBLANK and will result in a white line flash across the
888 * screen on stream disable.
889 */
890 REG_GET(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, &reg1);
891 if ((reg1 & 0x1) == 0)
892 /*stream not enabled*/
893 return;
894 /* Specify the video stream disable point
895 * (2 = start of the next vertical blank)
896 */
897 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_DIS_DEFER, 2);
898 /* Larger delay to wait until VBLANK - use max retry of
899 * 10us*5000=50ms. This covers 41.7ms of minimum 24 Hz mode +
900 * a little more because we may not trust delay accuracy.
901 */
902 max_retries = DP_BLANK_MAX_RETRY * 250;
903
904 /* disable DP stream */
905 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, 0);
906
907 /* the encoder stops sending the video stream
908 * at the start of the vertical blanking.
909 * Poll for DP_VID_STREAM_STATUS == 0
910 */
911
912 REG_WAIT(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS,
913 0,
914 10, max_retries);
915
916 /* Tell the DP encoder to ignore timing from CRTC, must be done after
917 * the polling. If we set DP_STEER_FIFO_RESET before DP stream blank is
918 * complete, stream status will be stuck in video stream enabled state,
919 * i.e. DP_VID_STREAM_STATUS stuck at 1.
920 */
921
922 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, true);
923 }
924
925 /* output video stream to link encoder */
926 void enc1_stream_encoder_dp_unblank(
927 struct stream_encoder *enc,
928 const struct encoder_unblank_param *param)
929 {
930 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
931
932 if (param->link_settings.link_rate != LINK_RATE_UNKNOWN) {
933 uint32_t n_vid = 0x8000;
934 uint32_t m_vid;
935 uint32_t n_multiply = 0;
936 uint64_t m_vid_l = n_vid;
937
938 /* YCbCr 4:2:0 : Computed VID_M will be 2X the input rate */
939 if (param->timing.pixel_encoding == PIXEL_ENCODING_YCBCR420) {
940 /*this param->pixel_clk_khz is half of 444 rate for 420 already*/
941 n_multiply = 1;
942 }
943 /* M / N = Fstream / Flink
944 * m_vid / n_vid = pixel rate / link rate
945 */
946
947 m_vid_l *= param->timing.pix_clk_100hz / 10;
948 m_vid_l = div_u64(m_vid_l,
949 param->link_settings.link_rate
950 * LINK_RATE_REF_FREQ_IN_KHZ);
951
952 m_vid = (uint32_t) m_vid_l;
953
954 /* enable auto measurement */
955
956 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0);
957
958 /* auto measurement need 1 full 0x8000 symbol cycle to kick in,
959 * therefore program initial value for Mvid and Nvid
960 */
961
962 REG_UPDATE(DP_VID_N, DP_VID_N, n_vid);
963
964 REG_UPDATE(DP_VID_M, DP_VID_M, m_vid);
965
966 REG_UPDATE_2(DP_VID_TIMING,
967 DP_VID_M_N_GEN_EN, 1,
968 DP_VID_N_MUL, n_multiply);
969 }
970
971 /* set DIG_START to 0x1 to resync FIFO */
972
973 REG_UPDATE(DIG_FE_CNTL, DIG_START, 1);
974
975 /* switch DP encoder to CRTC data */
976
977 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0);
978
979 /* wait 100us for DIG/DP logic to prime
980 * (i.e. a few video lines)
981 */
982 udelay(100);
983
984 /* the hardware would start sending video at the start of the next DP
985 * frame (i.e. rising edge of the vblank).
986 * NOTE: We used to program DP_VID_STREAM_DIS_DEFER = 2 here, but this
987 * register has no effect on enable transition! HW always guarantees
988 * VID_STREAM enable at start of next frame, and this is not
989 * programmable
990 */
991
992 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, true);
993 }
994
995 void enc1_stream_encoder_set_avmute(
996 struct stream_encoder *enc,
997 bool enable)
998 {
999 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1000 unsigned int value = enable ? 1 : 0;
1001
1002 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, value);
1003 }
1004
1005 void enc1_reset_hdmi_stream_attribute(
1006 struct stream_encoder *enc)
1007 {
1008 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1009
1010 REG_UPDATE_5(HDMI_CONTROL,
1011 HDMI_PACKET_GEN_VERSION, 1,
1012 HDMI_KEEPOUT_MODE, 1,
1013 HDMI_DEEP_COLOR_ENABLE, 0,
1014 HDMI_DATA_SCRAMBLE_EN, 0,
1015 HDMI_CLOCK_CHANNEL_RATE, 0);
1016 }
1017
1018
1019 #define DP_SEC_AUD_N__DP_SEC_AUD_N__DEFAULT 0x8000
1020 #define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE__AUTO_CALC 1
1021
1022 #include "include/audio_types.h"
1023
1024 /**
1025 * speakersToChannels
1026 *
1027 * @brief
1028 * translate speakers to channels
1029 *
1030 * FL - Front Left
1031 * FR - Front Right
1032 * RL - Rear Left
1033 * RR - Rear Right
1034 * RC - Rear Center
1035 * FC - Front Center
1036 * FLC - Front Left Center
1037 * FRC - Front Right Center
1038 * RLC - Rear Left Center
1039 * RRC - Rear Right Center
1040 * LFE - Low Freq Effect
1041 *
1042 * FC
1043 * FLC FRC
1044 * FL FR
1045 *
1046 * LFE
1047 * ()
1048 *
1049 *
1050 * RL RR
1051 * RLC RRC
1052 * RC
1053 *
1054 * ch 8 7 6 5 4 3 2 1
1055 * 0b00000011 - - - - - - FR FL
1056 * 0b00000111 - - - - - LFE FR FL
1057 * 0b00001011 - - - - FC - FR FL
1058 * 0b00001111 - - - - FC LFE FR FL
1059 * 0b00010011 - - - RC - - FR FL
1060 * 0b00010111 - - - RC - LFE FR FL
1061 * 0b00011011 - - - RC FC - FR FL
1062 * 0b00011111 - - - RC FC LFE FR FL
1063 * 0b00110011 - - RR RL - - FR FL
1064 * 0b00110111 - - RR RL - LFE FR FL
1065 * 0b00111011 - - RR RL FC - FR FL
1066 * 0b00111111 - - RR RL FC LFE FR FL
1067 * 0b01110011 - RC RR RL - - FR FL
1068 * 0b01110111 - RC RR RL - LFE FR FL
1069 * 0b01111011 - RC RR RL FC - FR FL
1070 * 0b01111111 - RC RR RL FC LFE FR FL
1071 * 0b11110011 RRC RLC RR RL - - FR FL
1072 * 0b11110111 RRC RLC RR RL - LFE FR FL
1073 * 0b11111011 RRC RLC RR RL FC - FR FL
1074 * 0b11111111 RRC RLC RR RL FC LFE FR FL
1075 * 0b11000011 FRC FLC - - - - FR FL
1076 * 0b11000111 FRC FLC - - - LFE FR FL
1077 * 0b11001011 FRC FLC - - FC - FR FL
1078 * 0b11001111 FRC FLC - - FC LFE FR FL
1079 * 0b11010011 FRC FLC - RC - - FR FL
1080 * 0b11010111 FRC FLC - RC - LFE FR FL
1081 * 0b11011011 FRC FLC - RC FC - FR FL
1082 * 0b11011111 FRC FLC - RC FC LFE FR FL
1083 * 0b11110011 FRC FLC RR RL - - FR FL
1084 * 0b11110111 FRC FLC RR RL - LFE FR FL
1085 * 0b11111011 FRC FLC RR RL FC - FR FL
1086 * 0b11111111 FRC FLC RR RL FC LFE FR FL
1087 *
1088 * @param
1089 * speakers - speaker information as it comes from CEA audio block
1090 */
1091 /* translate speakers to channels */
1092
1093 union audio_cea_channels {
1094 uint8_t all;
1095 struct audio_cea_channels_bits {
1096 uint32_t FL:1;
1097 uint32_t FR:1;
1098 uint32_t LFE:1;
1099 uint32_t FC:1;
1100 uint32_t RL_RC:1;
1101 uint32_t RR:1;
1102 uint32_t RC_RLC_FLC:1;
1103 uint32_t RRC_FRC:1;
1104 } channels;
1105 };
1106
1107 /* 25.2MHz/1.001*/
1108 /* 25.2MHz/1.001*/
1109 /* 25.2MHz*/
1110 /* 27MHz */
1111 /* 27MHz*1.001*/
1112 /* 27MHz*1.001*/
1113 /* 54MHz*/
1114 /* 54MHz*1.001*/
1115 /* 74.25MHz/1.001*/
1116 /* 74.25MHz*/
1117 /* 148.5MHz/1.001*/
1118 /* 148.5MHz*/
1119
1120 static const struct audio_clock_info audio_clock_info_table[16] = {
1121 {2517, 4576, 28125, 7007, 31250, 6864, 28125},
1122 {2518, 4576, 28125, 7007, 31250, 6864, 28125},
1123 {2520, 4096, 25200, 6272, 28000, 6144, 25200},
1124 {2700, 4096, 27000, 6272, 30000, 6144, 27000},
1125 {2702, 4096, 27027, 6272, 30030, 6144, 27027},
1126 {2703, 4096, 27027, 6272, 30030, 6144, 27027},
1127 {5400, 4096, 54000, 6272, 60000, 6144, 54000},
1128 {5405, 4096, 54054, 6272, 60060, 6144, 54054},
1129 {7417, 11648, 210937, 17836, 234375, 11648, 140625},
1130 {7425, 4096, 74250, 6272, 82500, 6144, 74250},
1131 {14835, 11648, 421875, 8918, 234375, 5824, 140625},
1132 {14850, 4096, 148500, 6272, 165000, 6144, 148500},
1133 {29670, 5824, 421875, 4459, 234375, 5824, 281250},
1134 {29700, 3072, 222750, 4704, 247500, 5120, 247500},
1135 {59340, 5824, 843750, 8918, 937500, 5824, 562500},
1136 {59400, 3072, 445500, 9408, 990000, 6144, 594000}
1137 };
1138
1139 static const struct audio_clock_info audio_clock_info_table_36bpc[14] = {
1140 {2517, 9152, 84375, 7007, 48875, 9152, 56250},
1141 {2518, 9152, 84375, 7007, 48875, 9152, 56250},
1142 {2520, 4096, 37800, 6272, 42000, 6144, 37800},
1143 {2700, 4096, 40500, 6272, 45000, 6144, 40500},
1144 {2702, 8192, 81081, 6272, 45045, 8192, 54054},
1145 {2703, 8192, 81081, 6272, 45045, 8192, 54054},
1146 {5400, 4096, 81000, 6272, 90000, 6144, 81000},
1147 {5405, 4096, 81081, 6272, 90090, 6144, 81081},
1148 {7417, 11648, 316406, 17836, 351562, 11648, 210937},
1149 {7425, 4096, 111375, 6272, 123750, 6144, 111375},
1150 {14835, 11648, 632812, 17836, 703125, 11648, 421875},
1151 {14850, 4096, 222750, 6272, 247500, 6144, 222750},
1152 {29670, 5824, 632812, 8918, 703125, 5824, 421875},
1153 {29700, 4096, 445500, 4704, 371250, 5120, 371250}
1154 };
1155
1156 static const struct audio_clock_info audio_clock_info_table_48bpc[14] = {
1157 {2517, 4576, 56250, 7007, 62500, 6864, 56250},
1158 {2518, 4576, 56250, 7007, 62500, 6864, 56250},
1159 {2520, 4096, 50400, 6272, 56000, 6144, 50400},
1160 {2700, 4096, 54000, 6272, 60000, 6144, 54000},
1161 {2702, 4096, 54054, 6267, 60060, 8192, 54054},
1162 {2703, 4096, 54054, 6272, 60060, 8192, 54054},
1163 {5400, 4096, 108000, 6272, 120000, 6144, 108000},
1164 {5405, 4096, 108108, 6272, 120120, 6144, 108108},
1165 {7417, 11648, 421875, 17836, 468750, 11648, 281250},
1166 {7425, 4096, 148500, 6272, 165000, 6144, 148500},
1167 {14835, 11648, 843750, 8918, 468750, 11648, 281250},
1168 {14850, 4096, 297000, 6272, 330000, 6144, 297000},
1169 {29670, 5824, 843750, 4459, 468750, 5824, 562500},
1170 {29700, 3072, 445500, 4704, 495000, 5120, 495000}
1171
1172
1173 };
1174
1175 static union audio_cea_channels speakers_to_channels(
1176 struct audio_speaker_flags speaker_flags)
1177 {
1178 union audio_cea_channels cea_channels = {0};
1179
1180 /* these are one to one */
1181 cea_channels.channels.FL = speaker_flags.FL_FR;
1182 cea_channels.channels.FR = speaker_flags.FL_FR;
1183 cea_channels.channels.LFE = speaker_flags.LFE;
1184 cea_channels.channels.FC = speaker_flags.FC;
1185
1186 /* if Rear Left and Right exist move RC speaker to channel 7
1187 * otherwise to channel 5
1188 */
1189 if (speaker_flags.RL_RR) {
1190 cea_channels.channels.RL_RC = speaker_flags.RL_RR;
1191 cea_channels.channels.RR = speaker_flags.RL_RR;
1192 cea_channels.channels.RC_RLC_FLC = speaker_flags.RC;
1193 } else {
1194 cea_channels.channels.RL_RC = speaker_flags.RC;
1195 }
1196
1197 /* FRONT Left Right Center and REAR Left Right Center are exclusive */
1198 if (speaker_flags.FLC_FRC) {
1199 cea_channels.channels.RC_RLC_FLC = speaker_flags.FLC_FRC;
1200 cea_channels.channels.RRC_FRC = speaker_flags.FLC_FRC;
1201 } else {
1202 cea_channels.channels.RC_RLC_FLC = speaker_flags.RLC_RRC;
1203 cea_channels.channels.RRC_FRC = speaker_flags.RLC_RRC;
1204 }
1205
1206 return cea_channels;
1207 }
1208
1209 void get_audio_clock_info(
1210 enum dc_color_depth color_depth,
1211 uint32_t crtc_pixel_clock_100Hz,
1212 uint32_t actual_pixel_clock_100Hz,
1213 struct audio_clock_info *audio_clock_info)
1214 {
1215 const struct audio_clock_info *clock_info;
1216 uint32_t index;
1217 uint32_t crtc_pixel_clock_in_10khz = crtc_pixel_clock_100Hz / 100;
1218 uint32_t audio_array_size;
1219
1220 switch (color_depth) {
1221 case COLOR_DEPTH_161616:
1222 clock_info = audio_clock_info_table_48bpc;
1223 audio_array_size = ARRAY_SIZE(
1224 audio_clock_info_table_48bpc);
1225 break;
1226 case COLOR_DEPTH_121212:
1227 clock_info = audio_clock_info_table_36bpc;
1228 audio_array_size = ARRAY_SIZE(
1229 audio_clock_info_table_36bpc);
1230 break;
1231 default:
1232 clock_info = audio_clock_info_table;
1233 audio_array_size = ARRAY_SIZE(
1234 audio_clock_info_table);
1235 break;
1236 }
1237
1238 if (clock_info != NULL) {
1239 /* search for exact pixel clock in table */
1240 for (index = 0; index < audio_array_size; index++) {
1241 if (clock_info[index].pixel_clock_in_10khz >
1242 crtc_pixel_clock_in_10khz)
1243 break; /* not match */
1244 else if (clock_info[index].pixel_clock_in_10khz ==
1245 crtc_pixel_clock_in_10khz) {
1246 /* match found */
1247 *audio_clock_info = clock_info[index];
1248 return;
1249 }
1250 }
1251 }
1252
1253 /* not found */
1254 if (actual_pixel_clock_100Hz == 0)
1255 actual_pixel_clock_100Hz = crtc_pixel_clock_100Hz;
1256
1257 /* See HDMI spec the table entry under
1258 * pixel clock of "Other". */
1259 audio_clock_info->pixel_clock_in_10khz =
1260 actual_pixel_clock_100Hz / 100;
1261 audio_clock_info->cts_32khz = actual_pixel_clock_100Hz / 10;
1262 audio_clock_info->cts_44khz = actual_pixel_clock_100Hz / 10;
1263 audio_clock_info->cts_48khz = actual_pixel_clock_100Hz / 10;
1264
1265 audio_clock_info->n_32khz = 4096;
1266 audio_clock_info->n_44khz = 6272;
1267 audio_clock_info->n_48khz = 6144;
1268 }
1269
1270 static void enc1_se_audio_setup(
1271 struct stream_encoder *enc,
1272 unsigned int az_inst,
1273 struct audio_info *audio_info)
1274 {
1275 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1276
1277 uint32_t speakers = 0;
1278 uint32_t channels = 0;
1279
1280 ASSERT(audio_info);
1281 if (audio_info == NULL)
1282 /* This should not happen.it does so we don't get BSOD*/
1283 return;
1284
1285 speakers = audio_info->flags.info.ALLSPEAKERS;
1286 channels = speakers_to_channels(audio_info->flags.speaker_flags).all;
1287
1288 /* setup the audio stream source select (audio -> dig mapping) */
1289 REG_SET(AFMT_AUDIO_SRC_CONTROL, 0, AFMT_AUDIO_SRC_SELECT, az_inst);
1290
1291 /* Channel allocation */
1292 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_CHANNEL_ENABLE, channels);
1293 }
1294
1295 static void enc1_se_setup_hdmi_audio(
1296 struct stream_encoder *enc,
1297 const struct audio_crtc_info *crtc_info)
1298 {
1299 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1300
1301 struct audio_clock_info audio_clock_info = {0};
1302
1303 /* HDMI_AUDIO_PACKET_CONTROL */
1304 REG_UPDATE(HDMI_AUDIO_PACKET_CONTROL,
1305 HDMI_AUDIO_DELAY_EN, 1);
1306
1307 /* AFMT_AUDIO_PACKET_CONTROL */
1308 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);
1309
1310 /* AFMT_AUDIO_PACKET_CONTROL2 */
1311 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2,
1312 AFMT_AUDIO_LAYOUT_OVRD, 0,
1313 AFMT_60958_OSF_OVRD, 0);
1314
1315 /* HDMI_ACR_PACKET_CONTROL */
1316 REG_UPDATE_3(HDMI_ACR_PACKET_CONTROL,
1317 HDMI_ACR_AUTO_SEND, 1,
1318 HDMI_ACR_SOURCE, 0,
1319 HDMI_ACR_AUDIO_PRIORITY, 0);
1320
1321 /* Program audio clock sample/regeneration parameters */
1322 get_audio_clock_info(crtc_info->color_depth,
1323 crtc_info->requested_pixel_clock_100Hz,
1324 crtc_info->calculated_pixel_clock_100Hz,
1325 &audio_clock_info);
1326 DC_LOG_HW_AUDIO(
1327 "\n%s:Input::requested_pixel_clock_100Hz = %d" \
1328 "calculated_pixel_clock_100Hz = %d \n", __func__, \
1329 crtc_info->requested_pixel_clock_100Hz, \
1330 crtc_info->calculated_pixel_clock_100Hz);
1331
1332 /* HDMI_ACR_32_0__HDMI_ACR_CTS_32_MASK */
1333 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz);
1334
1335 /* HDMI_ACR_32_1__HDMI_ACR_N_32_MASK */
1336 REG_UPDATE(HDMI_ACR_32_1, HDMI_ACR_N_32, audio_clock_info.n_32khz);
1337
1338 /* HDMI_ACR_44_0__HDMI_ACR_CTS_44_MASK */
1339 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz);
1340
1341 /* HDMI_ACR_44_1__HDMI_ACR_N_44_MASK */
1342 REG_UPDATE(HDMI_ACR_44_1, HDMI_ACR_N_44, audio_clock_info.n_44khz);
1343
1344 /* HDMI_ACR_48_0__HDMI_ACR_CTS_48_MASK */
1345 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz);
1346
1347 /* HDMI_ACR_48_1__HDMI_ACR_N_48_MASK */
1348 REG_UPDATE(HDMI_ACR_48_1, HDMI_ACR_N_48, audio_clock_info.n_48khz);
1349
1350 /* Video driver cannot know in advance which sample rate will
1351 * be used by HD Audio driver
1352 * HDMI_ACR_PACKET_CONTROL__HDMI_ACR_N_MULTIPLE field is
1353 * programmed below in interruppt callback
1354 */
1355
1356 /* AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L_MASK &
1357 * AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK
1358 */
1359 REG_UPDATE_2(AFMT_60958_0,
1360 AFMT_60958_CS_CHANNEL_NUMBER_L, 1,
1361 AFMT_60958_CS_CLOCK_ACCURACY, 0);
1362
1363 /* AFMT_60958_1 AFMT_60958_CS_CHALNNEL_NUMBER_R */
1364 REG_UPDATE(AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2);
1365
1366 /* AFMT_60958_2 now keep this settings until
1367 * Programming guide comes out
1368 */
1369 REG_UPDATE_6(AFMT_60958_2,
1370 AFMT_60958_CS_CHANNEL_NUMBER_2, 3,
1371 AFMT_60958_CS_CHANNEL_NUMBER_3, 4,
1372 AFMT_60958_CS_CHANNEL_NUMBER_4, 5,
1373 AFMT_60958_CS_CHANNEL_NUMBER_5, 6,
1374 AFMT_60958_CS_CHANNEL_NUMBER_6, 7,
1375 AFMT_60958_CS_CHANNEL_NUMBER_7, 8);
1376 }
1377
1378 static void enc1_se_setup_dp_audio(
1379 struct stream_encoder *enc)
1380 {
1381 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1382
1383 /* --- DP Audio packet configurations --- */
1384
1385 /* ATP Configuration */
1386 REG_SET(DP_SEC_AUD_N, 0,
1387 DP_SEC_AUD_N, DP_SEC_AUD_N__DP_SEC_AUD_N__DEFAULT);
1388
1389 /* Async/auto-calc timestamp mode */
1390 REG_SET(DP_SEC_TIMESTAMP, 0, DP_SEC_TIMESTAMP_MODE,
1391 DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE__AUTO_CALC);
1392
1393 /* --- The following are the registers
1394 * copied from the SetupHDMI ---
1395 */
1396
1397 /* AFMT_AUDIO_PACKET_CONTROL */
1398 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);
1399
1400 /* AFMT_AUDIO_PACKET_CONTROL2 */
1401 /* Program the ATP and AIP next */
1402 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2,
1403 AFMT_AUDIO_LAYOUT_OVRD, 0,
1404 AFMT_60958_OSF_OVRD, 0);
1405
1406 /* AFMT_INFOFRAME_CONTROL0 */
1407 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);
1408
1409 /* AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK */
1410 REG_UPDATE(AFMT_60958_0, AFMT_60958_CS_CLOCK_ACCURACY, 0);
1411 }
1412
1413 void enc1_se_enable_audio_clock(
1414 struct stream_encoder *enc,
1415 bool enable)
1416 {
1417 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1418
1419 if (REG(AFMT_CNTL) == 0)
1420 return; /* DCE8/10 does not have this register */
1421
1422 REG_UPDATE(AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, !!enable);
1423
1424 /* wait for AFMT clock to turn on,
1425 * expectation: this should complete in 1-2 reads
1426 *
1427 * REG_WAIT(AFMT_CNTL, AFMT_AUDIO_CLOCK_ON, !!enable, 1, 10);
1428 *
1429 * TODO: wait for clock_on does not work well. May need HW
1430 * program sequence. But audio seems work normally even without wait
1431 * for clock_on status change
1432 */
1433 }
1434
1435 void enc1_se_enable_dp_audio(
1436 struct stream_encoder *enc)
1437 {
1438 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1439
1440 /* Enable Audio packets */
1441 REG_UPDATE(DP_SEC_CNTL, DP_SEC_ASP_ENABLE, 1);
1442
1443 /* Program the ATP and AIP next */
1444 REG_UPDATE_2(DP_SEC_CNTL,
1445 DP_SEC_ATP_ENABLE, 1,
1446 DP_SEC_AIP_ENABLE, 1);
1447
1448 /* Program STREAM_ENABLE after all the other enables. */
1449 REG_UPDATE(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, 1);
1450 }
1451
1452 static void enc1_se_disable_dp_audio(
1453 struct stream_encoder *enc)
1454 {
1455 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1456 uint32_t value = 0;
1457
1458 /* Disable Audio packets */
1459 REG_UPDATE_5(DP_SEC_CNTL,
1460 DP_SEC_ASP_ENABLE, 0,
1461 DP_SEC_ATP_ENABLE, 0,
1462 DP_SEC_AIP_ENABLE, 0,
1463 DP_SEC_ACM_ENABLE, 0,
1464 DP_SEC_STREAM_ENABLE, 0);
1465
1466 /* This register shared with encoder info frame. Therefore we need to
1467 * keep master enabled if at least on of the fields is not 0
1468 */
1469 value = REG_READ(DP_SEC_CNTL);
1470 if (value != 0)
1471 REG_UPDATE(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, 1);
1472
1473 }
1474
1475 void enc1_se_audio_mute_control(
1476 struct stream_encoder *enc,
1477 bool mute)
1478 {
1479 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1480
1481 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, !mute);
1482 }
1483
1484 void enc1_se_dp_audio_setup(
1485 struct stream_encoder *enc,
1486 unsigned int az_inst,
1487 struct audio_info *info)
1488 {
1489 enc1_se_audio_setup(enc, az_inst, info);
1490 }
1491
1492 void enc1_se_dp_audio_enable(
1493 struct stream_encoder *enc)
1494 {
1495 enc1_se_enable_audio_clock(enc, true);
1496 enc1_se_setup_dp_audio(enc);
1497 enc1_se_enable_dp_audio(enc);
1498 }
1499
1500 void enc1_se_dp_audio_disable(
1501 struct stream_encoder *enc)
1502 {
1503 enc1_se_disable_dp_audio(enc);
1504 enc1_se_enable_audio_clock(enc, false);
1505 }
1506
1507 void enc1_se_hdmi_audio_setup(
1508 struct stream_encoder *enc,
1509 unsigned int az_inst,
1510 struct audio_info *info,
1511 struct audio_crtc_info *audio_crtc_info)
1512 {
1513 enc1_se_enable_audio_clock(enc, true);
1514 enc1_se_setup_hdmi_audio(enc, audio_crtc_info);
1515 enc1_se_audio_setup(enc, az_inst, info);
1516 }
1517
1518 void enc1_se_hdmi_audio_disable(
1519 struct stream_encoder *enc)
1520 {
1521 enc1_se_enable_audio_clock(enc, false);
1522 }
1523
1524
1525 void enc1_setup_stereo_sync(
1526 struct stream_encoder *enc,
1527 int tg_inst, bool enable)
1528 {
1529 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1530 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst);
1531 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, !enable);
1532 }
1533
1534 void enc1_dig_connect_to_otg(
1535 struct stream_encoder *enc,
1536 int tg_inst)
1537 {
1538 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1539
1540 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst);
1541 }
1542
1543 unsigned int enc1_dig_source_otg(
1544 struct stream_encoder *enc)
1545 {
1546 uint32_t tg_inst = 0;
1547 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1548
1549 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst);
1550
1551 return tg_inst;
1552 }
1553
1554 bool enc1_stream_encoder_dp_get_pixel_format(
1555 struct stream_encoder *enc,
1556 enum dc_pixel_encoding *encoding,
1557 enum dc_color_depth *depth)
1558 {
1559 uint32_t hw_encoding = 0;
1560 uint32_t hw_depth = 0;
1561 struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);
1562
1563 if (enc == NULL ||
1564 encoding == NULL ||
1565 depth == NULL)
1566 return false;
1567
1568 REG_GET_2(DP_PIXEL_FORMAT,
1569 DP_PIXEL_ENCODING, &hw_encoding,
1570 DP_COMPONENT_DEPTH, &hw_depth);
1571
1572 switch (hw_depth) {
1573 case DP_COMPONENT_PIXEL_DEPTH_6BPC:
1574 *depth = COLOR_DEPTH_666;
1575 break;
1576 case DP_COMPONENT_PIXEL_DEPTH_8BPC:
1577 *depth = COLOR_DEPTH_888;
1578 break;
1579 case DP_COMPONENT_PIXEL_DEPTH_10BPC:
1580 *depth = COLOR_DEPTH_101010;
1581 break;
1582 case DP_COMPONENT_PIXEL_DEPTH_12BPC:
1583 *depth = COLOR_DEPTH_121212;
1584 break;
1585 case DP_COMPONENT_PIXEL_DEPTH_16BPC:
1586 *depth = COLOR_DEPTH_161616;
1587 break;
1588 default:
1589 *depth = COLOR_DEPTH_UNDEFINED;
1590 break;
1591 }
1592
1593 switch (hw_encoding) {
1594 case DP_PIXEL_ENCODING_TYPE_RGB444:
1595 *encoding = PIXEL_ENCODING_RGB;
1596 break;
1597 case DP_PIXEL_ENCODING_TYPE_YCBCR422:
1598 *encoding = PIXEL_ENCODING_YCBCR422;
1599 break;
1600 case DP_PIXEL_ENCODING_TYPE_YCBCR444:
1601 case DP_PIXEL_ENCODING_TYPE_Y_ONLY:
1602 *encoding = PIXEL_ENCODING_YCBCR444;
1603 break;
1604 case DP_PIXEL_ENCODING_TYPE_YCBCR420:
1605 *encoding = PIXEL_ENCODING_YCBCR420;
1606 break;
1607 default:
1608 *encoding = PIXEL_ENCODING_UNDEFINED;
1609 break;
1610 }
1611 return true;
1612 }
1613
1614 static const struct stream_encoder_funcs dcn10_str_enc_funcs = {
1615 .dp_set_stream_attribute =
1616 enc1_stream_encoder_dp_set_stream_attribute,
1617 .hdmi_set_stream_attribute =
1618 enc1_stream_encoder_hdmi_set_stream_attribute,
1619 .dvi_set_stream_attribute =
1620 enc1_stream_encoder_dvi_set_stream_attribute,
1621 .set_mst_bandwidth =
1622 enc1_stream_encoder_set_mst_bandwidth,
1623 .update_hdmi_info_packets =
1624 enc1_stream_encoder_update_hdmi_info_packets,
1625 .stop_hdmi_info_packets =
1626 enc1_stream_encoder_stop_hdmi_info_packets,
1627 .update_dp_info_packets =
1628 enc1_stream_encoder_update_dp_info_packets,
1629 .send_immediate_sdp_message =
1630 enc1_stream_encoder_send_immediate_sdp_message,
1631 .stop_dp_info_packets =
1632 enc1_stream_encoder_stop_dp_info_packets,
1633 .dp_blank =
1634 enc1_stream_encoder_dp_blank,
1635 .dp_unblank =
1636 enc1_stream_encoder_dp_unblank,
1637 .audio_mute_control = enc1_se_audio_mute_control,
1638
1639 .dp_audio_setup = enc1_se_dp_audio_setup,
1640 .dp_audio_enable = enc1_se_dp_audio_enable,
1641 .dp_audio_disable = enc1_se_dp_audio_disable,
1642
1643 .hdmi_audio_setup = enc1_se_hdmi_audio_setup,
1644 .hdmi_audio_disable = enc1_se_hdmi_audio_disable,
1645 .setup_stereo_sync = enc1_setup_stereo_sync,
1646 .set_avmute = enc1_stream_encoder_set_avmute,
1647 .dig_connect_to_otg = enc1_dig_connect_to_otg,
1648 .hdmi_reset_stream_attribute = enc1_reset_hdmi_stream_attribute,
1649 .dig_source_otg = enc1_dig_source_otg,
1650
1651 .dp_get_pixel_format = enc1_stream_encoder_dp_get_pixel_format,
1652 };
1653
1654 void dcn10_stream_encoder_construct(
1655 struct dcn10_stream_encoder *enc1,
1656 struct dc_context *ctx,
1657 struct dc_bios *bp,
1658 enum engine_id eng_id,
1659 const struct dcn10_stream_enc_registers *regs,
1660 const struct dcn10_stream_encoder_shift *se_shift,
1661 const struct dcn10_stream_encoder_mask *se_mask)
1662 {
1663 enc1->base.funcs = &dcn10_str_enc_funcs;
1664 enc1->base.ctx = ctx;
1665 enc1->base.id = eng_id;
1666 enc1->base.bp = bp;
1667 enc1->regs = regs;
1668 enc1->se_shift = se_shift;
1669 enc1->se_mask = se_mask;
1670 }
1671
Linux with added FPC-III support