?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
treewide: remove redundant IS_ERR() before error code check
[linux/fpc-iii.git] / drivers / gpu / drm / radeon / si_dpm.c
blob05e8b4d0af3faaa665b63085d939dfd38096f455
1 /*
2 * Copyright 2013 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24 #include <linux/math64.h>
25 #include <linux/pci.h>
26 #include <linux/seq_file.h>
27
28 #include "atom.h"
29 #include "r600_dpm.h"
30 #include "radeon.h"
31 #include "radeon_asic.h"
32 #include "si_dpm.h"
33 #include "sid.h"
34
35 #define MC_CG_ARB_FREQ_F0 0x0a
36 #define MC_CG_ARB_FREQ_F1 0x0b
37 #define MC_CG_ARB_FREQ_F2 0x0c
38 #define MC_CG_ARB_FREQ_F3 0x0d
39
40 #define SMC_RAM_END 0x20000
41
42 #define SCLK_MIN_DEEPSLEEP_FREQ 1350
43
44 static const struct si_cac_config_reg cac_weights_tahiti[] =
45 {
46 { 0x0, 0x0000ffff, 0, 0xc, SISLANDS_CACCONFIG_CGIND },
47 { 0x0, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
48 { 0x1, 0x0000ffff, 0, 0x101, SISLANDS_CACCONFIG_CGIND },
49 { 0x1, 0xffff0000, 16, 0xc, SISLANDS_CACCONFIG_CGIND },
50 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
51 { 0x3, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
52 { 0x3, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
53 { 0x4, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
54 { 0x4, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
55 { 0x5, 0x0000ffff, 0, 0x8fc, SISLANDS_CACCONFIG_CGIND },
56 { 0x5, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
57 { 0x6, 0x0000ffff, 0, 0x95, SISLANDS_CACCONFIG_CGIND },
58 { 0x6, 0xffff0000, 16, 0x34e, SISLANDS_CACCONFIG_CGIND },
59 { 0x18f, 0x0000ffff, 0, 0x1a1, SISLANDS_CACCONFIG_CGIND },
60 { 0x7, 0x0000ffff, 0, 0xda, SISLANDS_CACCONFIG_CGIND },
61 { 0x7, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
62 { 0x8, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
63 { 0x8, 0xffff0000, 16, 0x46, SISLANDS_CACCONFIG_CGIND },
64 { 0x9, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
65 { 0xa, 0x0000ffff, 0, 0x208, SISLANDS_CACCONFIG_CGIND },
66 { 0xb, 0x0000ffff, 0, 0xe7, SISLANDS_CACCONFIG_CGIND },
67 { 0xb, 0xffff0000, 16, 0x948, SISLANDS_CACCONFIG_CGIND },
68 { 0xc, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
69 { 0xd, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
70 { 0xd, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
71 { 0xe, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
72 { 0xf, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
73 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
74 { 0x10, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
75 { 0x10, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
76 { 0x11, 0x0000ffff, 0, 0x167, SISLANDS_CACCONFIG_CGIND },
77 { 0x11, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
78 { 0x12, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
79 { 0x13, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
80 { 0x13, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
81 { 0x14, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
82 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
83 { 0x15, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
84 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
85 { 0x16, 0x0000ffff, 0, 0x31, SISLANDS_CACCONFIG_CGIND },
86 { 0x16, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
87 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
88 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
89 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
90 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
91 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
92 { 0x1a, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
93 { 0x1a, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
94 { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
95 { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
96 { 0x1c, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
97 { 0x1c, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
98 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
99 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
100 { 0x1e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
101 { 0x1e, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
102 { 0x1f, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
103 { 0x1f, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
104 { 0x20, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
105 { 0x6d, 0x0000ffff, 0, 0x18e, SISLANDS_CACCONFIG_CGIND },
106 { 0xFFFFFFFF }
107 };
108
109 static const struct si_cac_config_reg lcac_tahiti[] =
110 {
111 { 0x143, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
112 { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
113 { 0x146, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
114 { 0x146, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
115 { 0x149, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
116 { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
117 { 0x14c, 0x0001fffe, 1, 0x3, SISLANDS_CACCONFIG_CGIND },
118 { 0x14c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
119 { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
120 { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
121 { 0x9b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
122 { 0x9b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
123 { 0x9e, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
124 { 0x9e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
125 { 0x101, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
126 { 0x101, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
127 { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
128 { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
129 { 0x107, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
130 { 0x107, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
131 { 0x10a, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
132 { 0x10a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
133 { 0x10d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
134 { 0x10d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
135 { 0x8c, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
136 { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
137 { 0x8f, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
138 { 0x8f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
139 { 0x92, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
140 { 0x92, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
141 { 0x95, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
142 { 0x95, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
143 { 0x14f, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
144 { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
145 { 0x152, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
146 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
147 { 0x155, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
148 { 0x155, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
149 { 0x158, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
150 { 0x158, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
151 { 0x110, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
152 { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
153 { 0x113, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
154 { 0x113, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
155 { 0x116, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
156 { 0x116, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
157 { 0x119, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND },
158 { 0x119, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
159 { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
160 { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
161 { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
162 { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
163 { 0x122, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
164 { 0x122, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
165 { 0x125, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
166 { 0x125, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
167 { 0x128, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
168 { 0x128, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
169 { 0x12b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
170 { 0x12b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
171 { 0x15b, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
172 { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
173 { 0x15e, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
174 { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
175 { 0x161, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
176 { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
177 { 0x164, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
178 { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
179 { 0x167, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
180 { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
181 { 0x16a, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
182 { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
183 { 0x16d, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
184 { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
185 { 0x170, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
186 { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
187 { 0x173, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
188 { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
189 { 0x176, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
190 { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
191 { 0x179, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
192 { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
193 { 0x17c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
194 { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
195 { 0x17f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
196 { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
197 { 0xFFFFFFFF }
198
199 };
200
201 static const struct si_cac_config_reg cac_override_tahiti[] =
202 {
203 { 0xFFFFFFFF }
204 };
205
206 static const struct si_powertune_data powertune_data_tahiti =
207 {
208 ((1 << 16) | 27027),
209 6,
210 0,
211 4,
212 95,
213 {
214 0UL,
215 0UL,
216 4521550UL,
217 309631529UL,
218 -1270850L,
219 4513710L,
220 40
221 },
222 595000000UL,
223 12,
224 {
225 0,
226 0,
227 0,
228 0,
229 0,
230 0,
231 0,
232 0
233 },
234 true
235 };
236
237 static const struct si_dte_data dte_data_tahiti =
238 {
239 { 1159409, 0, 0, 0, 0 },
240 { 777, 0, 0, 0, 0 },
241 2,
242 54000,
243 127000,
244 25,
245 2,
246 10,
247 13,
248 { 27, 31, 35, 39, 43, 47, 54, 61, 67, 74, 81, 88, 95, 0, 0, 0 },
249 { 240888759, 221057860, 235370597, 162287531, 158510299, 131423027, 116673180, 103067515, 87941937, 76209048, 68209175, 64090048, 58301890, 0, 0, 0 },
250 { 12024, 11189, 11451, 8411, 7939, 6666, 5681, 4905, 4241, 3720, 3354, 3122, 2890, 0, 0, 0 },
251 85,
252 false
253 };
254
255 static const struct si_dte_data dte_data_tahiti_le =
256 {
257 { 0x1E8480, 0x7A1200, 0x2160EC0, 0x3938700, 0 },
258 { 0x7D, 0x7D, 0x4E4, 0xB00, 0 },
259 0x5,
260 0xAFC8,
261 0x64,
262 0x32,
263 1,
264 0,
265 0x10,
266 { 0x78, 0x7C, 0x82, 0x88, 0x8E, 0x94, 0x9A, 0xA0, 0xA6, 0xAC, 0xB0, 0xB4, 0xB8, 0xBC, 0xC0, 0xC4 },
267 { 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700, 0x3938700 },
268 { 0x2AF8, 0x2AF8, 0x29BB, 0x27F9, 0x2637, 0x2475, 0x22B3, 0x20F1, 0x1F2F, 0x1D6D, 0x1734, 0x1414, 0x10F4, 0xDD4, 0xAB4, 0x794 },
269 85,
270 true
271 };
272
273 static const struct si_dte_data dte_data_tahiti_pro =
274 {
275 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
276 { 0x0, 0x0, 0x0, 0x0, 0x0 },
277 5,
278 45000,
279 100,
280 0xA,
281 1,
282 0,
283 0x10,
284 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
285 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
286 { 0x7D0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
287 90,
288 true
289 };
290
291 static const struct si_dte_data dte_data_new_zealand =
292 {
293 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0 },
294 { 0x29B, 0x3E9, 0x537, 0x7D2, 0 },
295 0x5,
296 0xAFC8,
297 0x69,
298 0x32,
299 1,
300 0,
301 0x10,
302 { 0x82, 0xA0, 0xB4, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE, 0xFE },
303 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
304 { 0xDAC, 0x1388, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685, 0x685 },
305 85,
306 true
307 };
308
309 static const struct si_dte_data dte_data_aruba_pro =
310 {
311 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
312 { 0x0, 0x0, 0x0, 0x0, 0x0 },
313 5,
314 45000,
315 100,
316 0xA,
317 1,
318 0,
319 0x10,
320 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
321 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
322 { 0x1000, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
323 90,
324 true
325 };
326
327 static const struct si_dte_data dte_data_malta =
328 {
329 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
330 { 0x0, 0x0, 0x0, 0x0, 0x0 },
331 5,
332 45000,
333 100,
334 0xA,
335 1,
336 0,
337 0x10,
338 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
339 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
340 { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
341 90,
342 true
343 };
344
345 struct si_cac_config_reg cac_weights_pitcairn[] =
346 {
347 { 0x0, 0x0000ffff, 0, 0x8a, SISLANDS_CACCONFIG_CGIND },
348 { 0x0, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
349 { 0x1, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
350 { 0x1, 0xffff0000, 16, 0x24d, SISLANDS_CACCONFIG_CGIND },
351 { 0x2, 0x0000ffff, 0, 0x19, SISLANDS_CACCONFIG_CGIND },
352 { 0x3, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
353 { 0x3, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
354 { 0x4, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
355 { 0x4, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
356 { 0x5, 0x0000ffff, 0, 0xc11, SISLANDS_CACCONFIG_CGIND },
357 { 0x5, 0xffff0000, 16, 0x7f3, SISLANDS_CACCONFIG_CGIND },
358 { 0x6, 0x0000ffff, 0, 0x403, SISLANDS_CACCONFIG_CGIND },
359 { 0x6, 0xffff0000, 16, 0x367, SISLANDS_CACCONFIG_CGIND },
360 { 0x18f, 0x0000ffff, 0, 0x4c9, SISLANDS_CACCONFIG_CGIND },
361 { 0x7, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
362 { 0x7, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
363 { 0x8, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
364 { 0x8, 0xffff0000, 16, 0x45d, SISLANDS_CACCONFIG_CGIND },
365 { 0x9, 0x0000ffff, 0, 0x36d, SISLANDS_CACCONFIG_CGIND },
366 { 0xa, 0x0000ffff, 0, 0x534, SISLANDS_CACCONFIG_CGIND },
367 { 0xb, 0x0000ffff, 0, 0x5da, SISLANDS_CACCONFIG_CGIND },
368 { 0xb, 0xffff0000, 16, 0x880, SISLANDS_CACCONFIG_CGIND },
369 { 0xc, 0x0000ffff, 0, 0x201, SISLANDS_CACCONFIG_CGIND },
370 { 0xd, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
371 { 0xd, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
372 { 0xe, 0x0000ffff, 0, 0x9f, SISLANDS_CACCONFIG_CGIND },
373 { 0xf, 0x0000ffff, 0, 0x1f, SISLANDS_CACCONFIG_CGIND },
374 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
375 { 0x10, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
376 { 0x10, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
377 { 0x11, 0x0000ffff, 0, 0x5de, SISLANDS_CACCONFIG_CGIND },
378 { 0x11, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
379 { 0x12, 0x0000ffff, 0, 0x7b, SISLANDS_CACCONFIG_CGIND },
380 { 0x13, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
381 { 0x13, 0xffff0000, 16, 0x13, SISLANDS_CACCONFIG_CGIND },
382 { 0x14, 0x0000ffff, 0, 0xf9, SISLANDS_CACCONFIG_CGIND },
383 { 0x15, 0x0000ffff, 0, 0x66, SISLANDS_CACCONFIG_CGIND },
384 { 0x15, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
385 { 0x4e, 0x0000ffff, 0, 0x13, SISLANDS_CACCONFIG_CGIND },
386 { 0x16, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
387 { 0x16, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
388 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
389 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
390 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
391 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
392 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
393 { 0x1a, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
394 { 0x1a, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
395 { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
396 { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
397 { 0x1c, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
398 { 0x1c, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
399 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
400 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
401 { 0x1e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
402 { 0x1e, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
403 { 0x1f, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
404 { 0x1f, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
405 { 0x20, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
406 { 0x6d, 0x0000ffff, 0, 0x186, SISLANDS_CACCONFIG_CGIND },
407 { 0xFFFFFFFF }
408 };
409
410 static const struct si_cac_config_reg lcac_pitcairn[] =
411 {
412 { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
413 { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
414 { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
415 { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
416 { 0x110, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
417 { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
418 { 0x14f, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
419 { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
420 { 0x8c, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
421 { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
422 { 0x143, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
423 { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
424 { 0x9b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
425 { 0x9b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
426 { 0x107, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
427 { 0x107, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
428 { 0x113, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
429 { 0x113, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
430 { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
431 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
432 { 0x8f, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
433 { 0x8f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
434 { 0x146, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
435 { 0x146, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
436 { 0x9e, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
437 { 0x9e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
438 { 0x10a, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
439 { 0x10a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
440 { 0x116, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
441 { 0x116, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
442 { 0x155, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
443 { 0x155, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
444 { 0x92, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
445 { 0x92, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
446 { 0x149, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
447 { 0x149, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
448 { 0x101, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
449 { 0x101, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
450 { 0x10d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
451 { 0x10d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
452 { 0x119, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
453 { 0x119, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
454 { 0x158, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
455 { 0x158, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
456 { 0x95, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
457 { 0x95, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
458 { 0x14c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
459 { 0x14c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
460 { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
461 { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
462 { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
463 { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
464 { 0x122, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
465 { 0x122, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
466 { 0x125, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
467 { 0x125, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
468 { 0x128, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
469 { 0x128, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
470 { 0x12b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
471 { 0x12b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
472 { 0x164, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
473 { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
474 { 0x167, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
475 { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
476 { 0x16a, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
477 { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
478 { 0x15e, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
479 { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
480 { 0x161, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
481 { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
482 { 0x15b, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
483 { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
484 { 0x16d, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
485 { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
486 { 0x170, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
487 { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
488 { 0x173, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
489 { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
490 { 0x176, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
491 { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
492 { 0x179, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
493 { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
494 { 0x17c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
495 { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
496 { 0x17f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
497 { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
498 { 0xFFFFFFFF }
499 };
500
501 static const struct si_cac_config_reg cac_override_pitcairn[] =
502 {
503 { 0xFFFFFFFF }
504 };
505
506 static const struct si_powertune_data powertune_data_pitcairn =
507 {
508 ((1 << 16) | 27027),
509 5,
510 0,
511 6,
512 100,
513 {
514 51600000UL,
515 1800000UL,
516 7194395UL,
517 309631529UL,
518 -1270850L,
519 4513710L,
520 100
521 },
522 117830498UL,
523 12,
524 {
525 0,
526 0,
527 0,
528 0,
529 0,
530 0,
531 0,
532 0
533 },
534 true
535 };
536
537 static const struct si_dte_data dte_data_pitcairn =
538 {
539 { 0, 0, 0, 0, 0 },
540 { 0, 0, 0, 0, 0 },
541 0,
542 0,
543 0,
544 0,
545 0,
546 0,
547 0,
548 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
549 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
550 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
551 0,
552 false
553 };
554
555 static const struct si_dte_data dte_data_curacao_xt =
556 {
557 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
558 { 0x0, 0x0, 0x0, 0x0, 0x0 },
559 5,
560 45000,
561 100,
562 0xA,
563 1,
564 0,
565 0x10,
566 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
567 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
568 { 0x1D17, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
569 90,
570 true
571 };
572
573 static const struct si_dte_data dte_data_curacao_pro =
574 {
575 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
576 { 0x0, 0x0, 0x0, 0x0, 0x0 },
577 5,
578 45000,
579 100,
580 0xA,
581 1,
582 0,
583 0x10,
584 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
585 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
586 { 0x1D17, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
587 90,
588 true
589 };
590
591 static const struct si_dte_data dte_data_neptune_xt =
592 {
593 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
594 { 0x0, 0x0, 0x0, 0x0, 0x0 },
595 5,
596 45000,
597 100,
598 0xA,
599 1,
600 0,
601 0x10,
602 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
603 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
604 { 0x3A2F, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
605 90,
606 true
607 };
608
609 static const struct si_cac_config_reg cac_weights_chelsea_pro[] =
610 {
611 { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
612 { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
613 { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
614 { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
615 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
616 { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
617 { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
618 { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
619 { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
620 { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
621 { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
622 { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
623 { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
624 { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
625 { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
626 { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
627 { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
628 { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
629 { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
630 { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
631 { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
632 { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
633 { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
634 { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
635 { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
636 { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
637 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
638 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
639 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
640 { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
641 { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
642 { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
643 { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
644 { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
645 { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
646 { 0x14, 0x0000ffff, 0, 0x2BD, SISLANDS_CACCONFIG_CGIND },
647 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
648 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
649 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
650 { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
651 { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
652 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
653 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
654 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
655 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
656 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
657 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
658 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
659 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
660 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
661 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
662 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
663 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
664 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
665 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
666 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
667 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
668 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
669 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
670 { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
671 { 0xFFFFFFFF }
672 };
673
674 static const struct si_cac_config_reg cac_weights_chelsea_xt[] =
675 {
676 { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
677 { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
678 { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
679 { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
680 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
681 { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
682 { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
683 { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
684 { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
685 { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
686 { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
687 { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
688 { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
689 { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
690 { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
691 { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
692 { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
693 { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
694 { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
695 { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
696 { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
697 { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
698 { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
699 { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
700 { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
701 { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
702 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
703 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
704 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
705 { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
706 { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
707 { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
708 { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
709 { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
710 { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
711 { 0x14, 0x0000ffff, 0, 0x30A, SISLANDS_CACCONFIG_CGIND },
712 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
713 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
714 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
715 { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
716 { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
717 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
718 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
719 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
720 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
721 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
722 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
723 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
724 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
725 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
726 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
727 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
728 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
729 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
730 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
731 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
732 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
733 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
734 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
735 { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
736 { 0xFFFFFFFF }
737 };
738
739 static const struct si_cac_config_reg cac_weights_heathrow[] =
740 {
741 { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
742 { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
743 { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
744 { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
745 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
746 { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
747 { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
748 { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
749 { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
750 { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
751 { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
752 { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
753 { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
754 { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
755 { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
756 { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
757 { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
758 { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
759 { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
760 { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
761 { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
762 { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
763 { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
764 { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
765 { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
766 { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
767 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
768 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
769 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
770 { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
771 { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
772 { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
773 { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
774 { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
775 { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
776 { 0x14, 0x0000ffff, 0, 0x362, SISLANDS_CACCONFIG_CGIND },
777 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
778 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
779 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
780 { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
781 { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
782 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
783 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
784 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
785 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
786 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
787 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
788 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
789 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
790 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
791 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
792 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
793 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
794 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
795 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
796 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
797 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
798 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
799 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
800 { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
801 { 0xFFFFFFFF }
802 };
803
804 static const struct si_cac_config_reg cac_weights_cape_verde_pro[] =
805 {
806 { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
807 { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
808 { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
809 { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
810 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
811 { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
812 { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
813 { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
814 { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
815 { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
816 { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
817 { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
818 { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
819 { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
820 { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
821 { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
822 { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
823 { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
824 { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
825 { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
826 { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
827 { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
828 { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
829 { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
830 { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
831 { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
832 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
833 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
834 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
835 { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
836 { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
837 { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
838 { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
839 { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
840 { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
841 { 0x14, 0x0000ffff, 0, 0x315, SISLANDS_CACCONFIG_CGIND },
842 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
843 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
844 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
845 { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
846 { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
847 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
848 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
849 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
850 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
851 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
852 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
853 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
854 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
855 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
856 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
857 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
858 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
859 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
860 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
861 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
862 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
863 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
864 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
865 { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
866 { 0xFFFFFFFF }
867 };
868
869 static const struct si_cac_config_reg cac_weights_cape_verde[] =
870 {
871 { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
872 { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
873 { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
874 { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
875 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
876 { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
877 { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
878 { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
879 { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
880 { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
881 { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
882 { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
883 { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
884 { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
885 { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
886 { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
887 { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
888 { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
889 { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
890 { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
891 { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
892 { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
893 { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
894 { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
895 { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
896 { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
897 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
898 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
899 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
900 { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
901 { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
902 { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
903 { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
904 { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
905 { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
906 { 0x14, 0x0000ffff, 0, 0x3BA, SISLANDS_CACCONFIG_CGIND },
907 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
908 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
909 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
910 { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
911 { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
912 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
913 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
914 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
915 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
916 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
917 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
918 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
919 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
920 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
921 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
922 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
923 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
924 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
925 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
926 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
927 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
928 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
929 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
930 { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
931 { 0xFFFFFFFF }
932 };
933
934 static const struct si_cac_config_reg lcac_cape_verde[] =
935 {
936 { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
937 { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
938 { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
939 { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
940 { 0x110, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
941 { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
942 { 0x14f, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
943 { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
944 { 0x8c, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
945 { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
946 { 0x143, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
947 { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
948 { 0x9b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
949 { 0x9b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
950 { 0x107, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
951 { 0x107, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
952 { 0x113, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
953 { 0x113, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
954 { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND },
955 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
956 { 0x8f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
957 { 0x8f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
958 { 0x146, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
959 { 0x146, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
960 { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
961 { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
962 { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
963 { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
964 { 0x164, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
965 { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
966 { 0x167, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
967 { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
968 { 0x16a, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
969 { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
970 { 0x15e, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
971 { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
972 { 0x161, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
973 { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
974 { 0x15b, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
975 { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
976 { 0x16d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
977 { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
978 { 0x170, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
979 { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
980 { 0x173, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
981 { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
982 { 0x176, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
983 { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
984 { 0x179, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
985 { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
986 { 0x17c, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
987 { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
988 { 0x17f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
989 { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
990 { 0xFFFFFFFF }
991 };
992
993 static const struct si_cac_config_reg cac_override_cape_verde[] =
994 {
995 { 0xFFFFFFFF }
996 };
997
998 static const struct si_powertune_data powertune_data_cape_verde =
999 {
1000 ((1 << 16) | 0x6993),
1001 5,
1002 0,
1003 7,
1004 105,
1005 {
1006 0UL,
1007 0UL,
1008 7194395UL,
1009 309631529UL,
1010 -1270850L,
1011 4513710L,
1012 100
1013 },
1014 117830498UL,
1015 12,
1016 {
1017 0,
1018 0,
1019 0,
1020 0,
1021 0,
1022 0,
1023 0,
1024 0
1025 },
1026 true
1027 };
1028
1029 static const struct si_dte_data dte_data_cape_verde =
1030 {
1031 { 0, 0, 0, 0, 0 },
1032 { 0, 0, 0, 0, 0 },
1033 0,
1034 0,
1035 0,
1036 0,
1037 0,
1038 0,
1039 0,
1040 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1041 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1042 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1043 0,
1044 false
1045 };
1046
1047 static const struct si_dte_data dte_data_venus_xtx =
1048 {
1049 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
1050 { 0x71C, 0xAAB, 0xE39, 0x11C7, 0x0 },
1051 5,
1052 55000,
1053 0x69,
1054 0xA,
1055 1,
1056 0,
1057 0x3,
1058 { 0x96, 0xB4, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1059 { 0x895440, 0x3D0900, 0x989680, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1060 { 0xD6D8, 0x88B8, 0x1555, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1061 90,
1062 true
1063 };
1064
1065 static const struct si_dte_data dte_data_venus_xt =
1066 {
1067 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
1068 { 0xBDA, 0x11C7, 0x17B4, 0x1DA1, 0x0 },
1069 5,
1070 55000,
1071 0x69,
1072 0xA,
1073 1,
1074 0,
1075 0x3,
1076 { 0x96, 0xB4, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1077 { 0x895440, 0x3D0900, 0x989680, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1078 { 0xAFC8, 0x88B8, 0x238E, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1079 90,
1080 true
1081 };
1082
1083 static const struct si_dte_data dte_data_venus_pro =
1084 {
1085 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
1086 { 0x11C7, 0x1AAB, 0x238E, 0x2C72, 0x0 },
1087 5,
1088 55000,
1089 0x69,
1090 0xA,
1091 1,
1092 0,
1093 0x3,
1094 { 0x96, 0xB4, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1095 { 0x895440, 0x3D0900, 0x989680, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1096 { 0x88B8, 0x88B8, 0x3555, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1097 90,
1098 true
1099 };
1100
1101 struct si_cac_config_reg cac_weights_oland[] =
1102 {
1103 { 0x0, 0x0000ffff, 0, 0x82, SISLANDS_CACCONFIG_CGIND },
1104 { 0x0, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
1105 { 0x1, 0x0000ffff, 0, 0x153, SISLANDS_CACCONFIG_CGIND },
1106 { 0x1, 0xffff0000, 16, 0x52, SISLANDS_CACCONFIG_CGIND },
1107 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1108 { 0x3, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
1109 { 0x3, 0xffff0000, 16, 0x4F, SISLANDS_CACCONFIG_CGIND },
1110 { 0x4, 0x0000ffff, 0, 0x135, SISLANDS_CACCONFIG_CGIND },
1111 { 0x4, 0xffff0000, 16, 0xAC, SISLANDS_CACCONFIG_CGIND },
1112 { 0x5, 0x0000ffff, 0, 0x118, SISLANDS_CACCONFIG_CGIND },
1113 { 0x5, 0xffff0000, 16, 0xBE, SISLANDS_CACCONFIG_CGIND },
1114 { 0x6, 0x0000ffff, 0, 0x110, SISLANDS_CACCONFIG_CGIND },
1115 { 0x6, 0xffff0000, 16, 0x4CD, SISLANDS_CACCONFIG_CGIND },
1116 { 0x18f, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
1117 { 0x7, 0x0000ffff, 0, 0x37, SISLANDS_CACCONFIG_CGIND },
1118 { 0x7, 0xffff0000, 16, 0x27, SISLANDS_CACCONFIG_CGIND },
1119 { 0x8, 0x0000ffff, 0, 0xC3, SISLANDS_CACCONFIG_CGIND },
1120 { 0x8, 0xffff0000, 16, 0x35, SISLANDS_CACCONFIG_CGIND },
1121 { 0x9, 0x0000ffff, 0, 0x28, SISLANDS_CACCONFIG_CGIND },
1122 { 0xa, 0x0000ffff, 0, 0x26C, SISLANDS_CACCONFIG_CGIND },
1123 { 0xb, 0x0000ffff, 0, 0x3B2, SISLANDS_CACCONFIG_CGIND },
1124 { 0xb, 0xffff0000, 16, 0x99D, SISLANDS_CACCONFIG_CGIND },
1125 { 0xc, 0x0000ffff, 0, 0xA3F, SISLANDS_CACCONFIG_CGIND },
1126 { 0xd, 0x0000ffff, 0, 0xA, SISLANDS_CACCONFIG_CGIND },
1127 { 0xd, 0xffff0000, 16, 0xA, SISLANDS_CACCONFIG_CGIND },
1128 { 0xe, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
1129 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
1130 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1131 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1132 { 0x10, 0xffff0000, 16, 0x1, SISLANDS_CACCONFIG_CGIND },
1133 { 0x11, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
1134 { 0x11, 0xffff0000, 16, 0x15, SISLANDS_CACCONFIG_CGIND },
1135 { 0x12, 0x0000ffff, 0, 0x34, SISLANDS_CACCONFIG_CGIND },
1136 { 0x13, 0x0000ffff, 0, 0x4, SISLANDS_CACCONFIG_CGIND },
1137 { 0x13, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
1138 { 0x14, 0x0000ffff, 0, 0x3BA, SISLANDS_CACCONFIG_CGIND },
1139 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1140 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
1141 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1142 { 0x16, 0x0000ffff, 0, 0x30, SISLANDS_CACCONFIG_CGIND },
1143 { 0x16, 0xffff0000, 16, 0x7A, SISLANDS_CACCONFIG_CGIND },
1144 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1145 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1146 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1147 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1148 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1149 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1150 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1151 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1152 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1153 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1154 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1155 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1156 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1157 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1158 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1159 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1160 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1161 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1162 { 0x6d, 0x0000ffff, 0, 0x100, SISLANDS_CACCONFIG_CGIND },
1163 { 0xFFFFFFFF }
1164 };
1165
1166 static const struct si_cac_config_reg cac_weights_mars_pro[] =
1167 {
1168 { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
1169 { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1170 { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
1171 { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
1172 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1173 { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1174 { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1175 { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1176 { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
1177 { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
1178 { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
1179 { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
1180 { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
1181 { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
1182 { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
1183 { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
1184 { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
1185 { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
1186 { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
1187 { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
1188 { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
1189 { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
1190 { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
1191 { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
1192 { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
1193 { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
1194 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
1195 { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
1196 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1197 { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
1198 { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
1199 { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1200 { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
1201 { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
1202 { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
1203 { 0x14, 0x0000ffff, 0, 0x2, SISLANDS_CACCONFIG_CGIND },
1204 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1205 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
1206 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1207 { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
1208 { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
1209 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1210 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1211 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1212 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1213 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1214 { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
1215 { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1216 { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1217 { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1218 { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
1219 { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
1220 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1221 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1222 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1223 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1224 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1225 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1226 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1227 { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
1228 { 0xFFFFFFFF }
1229 };
1230
1231 static const struct si_cac_config_reg cac_weights_mars_xt[] =
1232 {
1233 { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
1234 { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1235 { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
1236 { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
1237 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1238 { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1239 { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1240 { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1241 { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
1242 { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
1243 { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
1244 { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
1245 { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
1246 { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
1247 { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
1248 { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
1249 { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
1250 { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
1251 { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
1252 { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
1253 { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
1254 { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
1255 { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
1256 { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
1257 { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
1258 { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
1259 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
1260 { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
1261 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1262 { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
1263 { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
1264 { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1265 { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
1266 { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
1267 { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
1268 { 0x14, 0x0000ffff, 0, 0x60, SISLANDS_CACCONFIG_CGIND },
1269 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1270 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
1271 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1272 { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
1273 { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
1274 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1275 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1276 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1277 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1278 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1279 { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
1280 { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1281 { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1282 { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1283 { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
1284 { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
1285 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1286 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1287 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1288 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1289 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1290 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1291 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1292 { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
1293 { 0xFFFFFFFF }
1294 };
1295
1296 static const struct si_cac_config_reg cac_weights_oland_pro[] =
1297 {
1298 { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
1299 { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1300 { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
1301 { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
1302 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1303 { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1304 { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1305 { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1306 { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
1307 { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
1308 { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
1309 { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
1310 { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
1311 { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
1312 { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
1313 { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
1314 { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
1315 { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
1316 { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
1317 { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
1318 { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
1319 { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
1320 { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
1321 { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
1322 { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
1323 { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
1324 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
1325 { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
1326 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1327 { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
1328 { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
1329 { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1330 { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
1331 { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
1332 { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
1333 { 0x14, 0x0000ffff, 0, 0x90, SISLANDS_CACCONFIG_CGIND },
1334 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1335 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
1336 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1337 { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
1338 { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
1339 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1340 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1341 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1342 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1343 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1344 { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
1345 { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1346 { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1347 { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1348 { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
1349 { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
1350 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1351 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1352 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1353 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1354 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1355 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1356 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1357 { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
1358 { 0xFFFFFFFF }
1359 };
1360
1361 static const struct si_cac_config_reg cac_weights_oland_xt[] =
1362 {
1363 { 0x0, 0x0000ffff, 0, 0x43, SISLANDS_CACCONFIG_CGIND },
1364 { 0x0, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1365 { 0x1, 0x0000ffff, 0, 0xAF, SISLANDS_CACCONFIG_CGIND },
1366 { 0x1, 0xffff0000, 16, 0x2A, SISLANDS_CACCONFIG_CGIND },
1367 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1368 { 0x3, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1369 { 0x3, 0xffff0000, 16, 0x29, SISLANDS_CACCONFIG_CGIND },
1370 { 0x4, 0x0000ffff, 0, 0xA0, SISLANDS_CACCONFIG_CGIND },
1371 { 0x4, 0xffff0000, 16, 0x59, SISLANDS_CACCONFIG_CGIND },
1372 { 0x5, 0x0000ffff, 0, 0x1A5, SISLANDS_CACCONFIG_CGIND },
1373 { 0x5, 0xffff0000, 16, 0x1D6, SISLANDS_CACCONFIG_CGIND },
1374 { 0x6, 0x0000ffff, 0, 0x2A3, SISLANDS_CACCONFIG_CGIND },
1375 { 0x6, 0xffff0000, 16, 0x8FD, SISLANDS_CACCONFIG_CGIND },
1376 { 0x18f, 0x0000ffff, 0, 0x76, SISLANDS_CACCONFIG_CGIND },
1377 { 0x7, 0x0000ffff, 0, 0x8A, SISLANDS_CACCONFIG_CGIND },
1378 { 0x7, 0xffff0000, 16, 0xA3, SISLANDS_CACCONFIG_CGIND },
1379 { 0x8, 0x0000ffff, 0, 0x71, SISLANDS_CACCONFIG_CGIND },
1380 { 0x8, 0xffff0000, 16, 0x36, SISLANDS_CACCONFIG_CGIND },
1381 { 0x9, 0x0000ffff, 0, 0xA6, SISLANDS_CACCONFIG_CGIND },
1382 { 0xa, 0x0000ffff, 0, 0x81, SISLANDS_CACCONFIG_CGIND },
1383 { 0xb, 0x0000ffff, 0, 0x3D2, SISLANDS_CACCONFIG_CGIND },
1384 { 0xb, 0xffff0000, 16, 0x27C, SISLANDS_CACCONFIG_CGIND },
1385 { 0xc, 0x0000ffff, 0, 0xA96, SISLANDS_CACCONFIG_CGIND },
1386 { 0xd, 0x0000ffff, 0, 0x5, SISLANDS_CACCONFIG_CGIND },
1387 { 0xd, 0xffff0000, 16, 0x5, SISLANDS_CACCONFIG_CGIND },
1388 { 0xe, 0x0000ffff, 0, 0xB, SISLANDS_CACCONFIG_CGIND },
1389 { 0xf, 0x0000ffff, 0, 0x3, SISLANDS_CACCONFIG_CGIND },
1390 { 0xf, 0xffff0000, 16, 0x2, SISLANDS_CACCONFIG_CGIND },
1391 { 0x10, 0x0000ffff, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1392 { 0x10, 0xffff0000, 16, 0x4, SISLANDS_CACCONFIG_CGIND },
1393 { 0x11, 0x0000ffff, 0, 0x15, SISLANDS_CACCONFIG_CGIND },
1394 { 0x11, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1395 { 0x12, 0x0000ffff, 0, 0x36, SISLANDS_CACCONFIG_CGIND },
1396 { 0x13, 0x0000ffff, 0, 0x10, SISLANDS_CACCONFIG_CGIND },
1397 { 0x13, 0xffff0000, 16, 0x10, SISLANDS_CACCONFIG_CGIND },
1398 { 0x14, 0x0000ffff, 0, 0x120, SISLANDS_CACCONFIG_CGIND },
1399 { 0x15, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1400 { 0x15, 0xffff0000, 16, 0x6, SISLANDS_CACCONFIG_CGIND },
1401 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1402 { 0x16, 0x0000ffff, 0, 0x32, SISLANDS_CACCONFIG_CGIND },
1403 { 0x16, 0xffff0000, 16, 0x7E, SISLANDS_CACCONFIG_CGIND },
1404 { 0x17, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1405 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1406 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1407 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1408 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1409 { 0x1a, 0x0000ffff, 0, 0x280, SISLANDS_CACCONFIG_CGIND },
1410 { 0x1a, 0xffff0000, 16, 0x7, SISLANDS_CACCONFIG_CGIND },
1411 { 0x1b, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1412 { 0x1b, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1413 { 0x1c, 0x0000ffff, 0, 0x3C, SISLANDS_CACCONFIG_CGIND },
1414 { 0x1c, 0xffff0000, 16, 0x203, SISLANDS_CACCONFIG_CGIND },
1415 { 0x1d, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1416 { 0x1d, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1417 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1418 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1419 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1420 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1421 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1422 { 0x6d, 0x0000ffff, 0, 0xB4, SISLANDS_CACCONFIG_CGIND },
1423 { 0xFFFFFFFF }
1424 };
1425
1426 static const struct si_cac_config_reg lcac_oland[] =
1427 {
1428 { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1429 { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1430 { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1431 { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1432 { 0x110, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
1433 { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1434 { 0x14f, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
1435 { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1436 { 0x8c, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
1437 { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1438 { 0x143, 0x0001fffe, 1, 0x4, SISLANDS_CACCONFIG_CGIND },
1439 { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1440 { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1441 { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1442 { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1443 { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1444 { 0x164, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1445 { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1446 { 0x167, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1447 { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1448 { 0x16a, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1449 { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1450 { 0x15e, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1451 { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1452 { 0x161, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1453 { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1454 { 0x15b, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1455 { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1456 { 0x16d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1457 { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1458 { 0x170, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1459 { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1460 { 0x173, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1461 { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1462 { 0x176, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1463 { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1464 { 0x179, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1465 { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1466 { 0x17c, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1467 { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1468 { 0x17f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1469 { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1470 { 0xFFFFFFFF }
1471 };
1472
1473 static const struct si_cac_config_reg lcac_mars_pro[] =
1474 {
1475 { 0x98, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1476 { 0x98, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1477 { 0x104, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1478 { 0x104, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1479 { 0x110, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
1480 { 0x110, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1481 { 0x14f, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
1482 { 0x14f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1483 { 0x8c, 0x0001fffe, 1, 0x6, SISLANDS_CACCONFIG_CGIND },
1484 { 0x8c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1485 { 0x143, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1486 { 0x143, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1487 { 0x11c, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1488 { 0x11c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1489 { 0x11f, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1490 { 0x11f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1491 { 0x164, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1492 { 0x164, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1493 { 0x167, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1494 { 0x167, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1495 { 0x16a, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1496 { 0x16a, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1497 { 0x15e, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1498 { 0x15e, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1499 { 0x161, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1500 { 0x161, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1501 { 0x15b, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1502 { 0x15b, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1503 { 0x16d, 0x0001fffe, 1, 0x2, SISLANDS_CACCONFIG_CGIND },
1504 { 0x16d, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1505 { 0x170, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1506 { 0x170, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1507 { 0x173, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1508 { 0x173, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1509 { 0x176, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1510 { 0x176, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1511 { 0x179, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1512 { 0x179, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1513 { 0x17c, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1514 { 0x17c, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1515 { 0x17f, 0x0001fffe, 1, 0x1, SISLANDS_CACCONFIG_CGIND },
1516 { 0x17f, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
1517 { 0xFFFFFFFF }
1518 };
1519
1520 static const struct si_cac_config_reg cac_override_oland[] =
1521 {
1522 { 0xFFFFFFFF }
1523 };
1524
1525 static const struct si_powertune_data powertune_data_oland =
1526 {
1527 ((1 << 16) | 0x6993),
1528 5,
1529 0,
1530 7,
1531 105,
1532 {
1533 0UL,
1534 0UL,
1535 7194395UL,
1536 309631529UL,
1537 -1270850L,
1538 4513710L,
1539 100
1540 },
1541 117830498UL,
1542 12,
1543 {
1544 0,
1545 0,
1546 0,
1547 0,
1548 0,
1549 0,
1550 0,
1551 0
1552 },
1553 true
1554 };
1555
1556 static const struct si_powertune_data powertune_data_mars_pro =
1557 {
1558 ((1 << 16) | 0x6993),
1559 5,
1560 0,
1561 7,
1562 105,
1563 {
1564 0UL,
1565 0UL,
1566 7194395UL,
1567 309631529UL,
1568 -1270850L,
1569 4513710L,
1570 100
1571 },
1572 117830498UL,
1573 12,
1574 {
1575 0,
1576 0,
1577 0,
1578 0,
1579 0,
1580 0,
1581 0,
1582 0
1583 },
1584 true
1585 };
1586
1587 static const struct si_dte_data dte_data_oland =
1588 {
1589 { 0, 0, 0, 0, 0 },
1590 { 0, 0, 0, 0, 0 },
1591 0,
1592 0,
1593 0,
1594 0,
1595 0,
1596 0,
1597 0,
1598 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1599 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1600 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1601 0,
1602 false
1603 };
1604
1605 static const struct si_dte_data dte_data_mars_pro =
1606 {
1607 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
1608 { 0x0, 0x0, 0x0, 0x0, 0x0 },
1609 5,
1610 55000,
1611 105,
1612 0xA,
1613 1,
1614 0,
1615 0x10,
1616 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
1617 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
1618 { 0xF627, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1619 90,
1620 true
1621 };
1622
1623 static const struct si_dte_data dte_data_sun_xt =
1624 {
1625 { 0x1E8480, 0x3D0900, 0x989680, 0x2625A00, 0x0 },
1626 { 0x0, 0x0, 0x0, 0x0, 0x0 },
1627 5,
1628 55000,
1629 105,
1630 0xA,
1631 1,
1632 0,
1633 0x10,
1634 { 0x96, 0xB4, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF },
1635 { 0x895440, 0x3D0900, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680, 0x989680 },
1636 { 0xD555, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
1637 90,
1638 true
1639 };
1640
1641
1642 static const struct si_cac_config_reg cac_weights_hainan[] =
1643 {
1644 { 0x0, 0x0000ffff, 0, 0x2d9, SISLANDS_CACCONFIG_CGIND },
1645 { 0x0, 0xffff0000, 16, 0x22b, SISLANDS_CACCONFIG_CGIND },
1646 { 0x1, 0x0000ffff, 0, 0x21c, SISLANDS_CACCONFIG_CGIND },
1647 { 0x1, 0xffff0000, 16, 0x1dc, SISLANDS_CACCONFIG_CGIND },
1648 { 0x2, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1649 { 0x3, 0x0000ffff, 0, 0x24e, SISLANDS_CACCONFIG_CGIND },
1650 { 0x3, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1651 { 0x4, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1652 { 0x4, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1653 { 0x5, 0x0000ffff, 0, 0x35e, SISLANDS_CACCONFIG_CGIND },
1654 { 0x5, 0xffff0000, 16, 0x1143, SISLANDS_CACCONFIG_CGIND },
1655 { 0x6, 0x0000ffff, 0, 0xe17, SISLANDS_CACCONFIG_CGIND },
1656 { 0x6, 0xffff0000, 16, 0x441, SISLANDS_CACCONFIG_CGIND },
1657 { 0x18f, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1658 { 0x7, 0x0000ffff, 0, 0x28b, SISLANDS_CACCONFIG_CGIND },
1659 { 0x7, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1660 { 0x8, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1661 { 0x8, 0xffff0000, 16, 0xabe, SISLANDS_CACCONFIG_CGIND },
1662 { 0x9, 0x0000ffff, 0, 0xf11, SISLANDS_CACCONFIG_CGIND },
1663 { 0xa, 0x0000ffff, 0, 0x907, SISLANDS_CACCONFIG_CGIND },
1664 { 0xb, 0x0000ffff, 0, 0xb45, SISLANDS_CACCONFIG_CGIND },
1665 { 0xb, 0xffff0000, 16, 0xd1e, SISLANDS_CACCONFIG_CGIND },
1666 { 0xc, 0x0000ffff, 0, 0xa2c, SISLANDS_CACCONFIG_CGIND },
1667 { 0xd, 0x0000ffff, 0, 0x62, SISLANDS_CACCONFIG_CGIND },
1668 { 0xd, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1669 { 0xe, 0x0000ffff, 0, 0x1f3, SISLANDS_CACCONFIG_CGIND },
1670 { 0xf, 0x0000ffff, 0, 0x42, SISLANDS_CACCONFIG_CGIND },
1671 { 0xf, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1672 { 0x10, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1673 { 0x10, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1674 { 0x11, 0x0000ffff, 0, 0x709, SISLANDS_CACCONFIG_CGIND },
1675 { 0x11, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1676 { 0x12, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1677 { 0x13, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1678 { 0x13, 0xffff0000, 16, 0x3a, SISLANDS_CACCONFIG_CGIND },
1679 { 0x14, 0x0000ffff, 0, 0x357, SISLANDS_CACCONFIG_CGIND },
1680 { 0x15, 0x0000ffff, 0, 0x9f, SISLANDS_CACCONFIG_CGIND },
1681 { 0x15, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1682 { 0x4e, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1683 { 0x16, 0x0000ffff, 0, 0x314, SISLANDS_CACCONFIG_CGIND },
1684 { 0x16, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1685 { 0x17, 0x0000ffff, 0, 0x6d, SISLANDS_CACCONFIG_CGIND },
1686 { 0x18, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1687 { 0x18, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1688 { 0x19, 0x0000ffff, 0, 0x0, SISLANDS_CACCONFIG_CGIND },
1689 { 0x19, 0xffff0000, 16, 0x0, SISLANDS_CACCONFIG_CGIND },
1690 { 0x1a, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1691 { 0x1a, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1692 { 0x1b, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1693 { 0x1b, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1694 { 0x1c, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1695 { 0x1c, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1696 { 0x1d, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1697 { 0x1d, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1698 { 0x1e, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1699 { 0x1e, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1700 { 0x1f, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1701 { 0x1f, 0xffff0000, 16, 0, SISLANDS_CACCONFIG_CGIND },
1702 { 0x20, 0x0000ffff, 0, 0, SISLANDS_CACCONFIG_CGIND },
1703 { 0x6d, 0x0000ffff, 0, 0x1b9, SISLANDS_CACCONFIG_CGIND },
1704 { 0xFFFFFFFF }
1705 };
1706
1707 static const struct si_powertune_data powertune_data_hainan =
1708 {
1709 ((1 << 16) | 0x6993),
1710 5,
1711 0,
1712 9,
1713 105,
1714 {
1715 0UL,
1716 0UL,
1717 7194395UL,
1718 309631529UL,
1719 -1270850L,
1720 4513710L,
1721 100
1722 },
1723 117830498UL,
1724 12,
1725 {
1726 0,
1727 0,
1728 0,
1729 0,
1730 0,
1731 0,
1732 0,
1733 0
1734 },
1735 true
1736 };
1737
1738 struct rv7xx_power_info *rv770_get_pi(struct radeon_device *rdev);
1739 struct evergreen_power_info *evergreen_get_pi(struct radeon_device *rdev);
1740 struct ni_power_info *ni_get_pi(struct radeon_device *rdev);
1741 struct ni_ps *ni_get_ps(struct radeon_ps *rps);
1742
1743 extern int si_mc_load_microcode(struct radeon_device *rdev);
1744 extern void vce_v1_0_enable_mgcg(struct radeon_device *rdev, bool enable);
1745
1746 static int si_populate_voltage_value(struct radeon_device *rdev,
1747 const struct atom_voltage_table *table,
1748 u16 value, SISLANDS_SMC_VOLTAGE_VALUE *voltage);
1749 static int si_get_std_voltage_value(struct radeon_device *rdev,
1750 SISLANDS_SMC_VOLTAGE_VALUE *voltage,
1751 u16 *std_voltage);
1752 static int si_write_smc_soft_register(struct radeon_device *rdev,
1753 u16 reg_offset, u32 value);
1754 static int si_convert_power_level_to_smc(struct radeon_device *rdev,
1755 struct rv7xx_pl *pl,
1756 SISLANDS_SMC_HW_PERFORMANCE_LEVEL *level);
1757 static int si_calculate_sclk_params(struct radeon_device *rdev,
1758 u32 engine_clock,
1759 SISLANDS_SMC_SCLK_VALUE *sclk);
1760
1761 static void si_thermal_start_smc_fan_control(struct radeon_device *rdev);
1762 static void si_fan_ctrl_set_default_mode(struct radeon_device *rdev);
1763
1764 static struct si_power_info *si_get_pi(struct radeon_device *rdev)
1765 {
1766 struct si_power_info *pi = rdev->pm.dpm.priv;
1767
1768 return pi;
1769 }
1770
1771 static void si_calculate_leakage_for_v_and_t_formula(const struct ni_leakage_coeffients *coeff,
1772 u16 v, s32 t, u32 ileakage, u32 *leakage)
1773 {
1774 s64 kt, kv, leakage_w, i_leakage, vddc;
1775 s64 temperature, t_slope, t_intercept, av, bv, t_ref;
1776 s64 tmp;
1777
1778 i_leakage = div64_s64(drm_int2fixp(ileakage), 100);
1779 vddc = div64_s64(drm_int2fixp(v), 1000);
1780 temperature = div64_s64(drm_int2fixp(t), 1000);
1781
1782 t_slope = div64_s64(drm_int2fixp(coeff->t_slope), 100000000);
1783 t_intercept = div64_s64(drm_int2fixp(coeff->t_intercept), 100000000);
1784 av = div64_s64(drm_int2fixp(coeff->av), 100000000);
1785 bv = div64_s64(drm_int2fixp(coeff->bv), 100000000);
1786 t_ref = drm_int2fixp(coeff->t_ref);
1787
1788 tmp = drm_fixp_mul(t_slope, vddc) + t_intercept;
1789 kt = drm_fixp_exp(drm_fixp_mul(tmp, temperature));
1790 kt = drm_fixp_div(kt, drm_fixp_exp(drm_fixp_mul(tmp, t_ref)));
1791 kv = drm_fixp_mul(av, drm_fixp_exp(drm_fixp_mul(bv, vddc)));
1792
1793 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc);
1794
1795 *leakage = drm_fixp2int(leakage_w * 1000);
1796 }
1797
1798 static void si_calculate_leakage_for_v_and_t(struct radeon_device *rdev,
1799 const struct ni_leakage_coeffients *coeff,
1800 u16 v,
1801 s32 t,
1802 u32 i_leakage,
1803 u32 *leakage)
1804 {
1805 si_calculate_leakage_for_v_and_t_formula(coeff, v, t, i_leakage, leakage);
1806 }
1807
1808 static void si_calculate_leakage_for_v_formula(const struct ni_leakage_coeffients *coeff,
1809 const u32 fixed_kt, u16 v,
1810 u32 ileakage, u32 *leakage)
1811 {
1812 s64 kt, kv, leakage_w, i_leakage, vddc;
1813
1814 i_leakage = div64_s64(drm_int2fixp(ileakage), 100);
1815 vddc = div64_s64(drm_int2fixp(v), 1000);
1816
1817 kt = div64_s64(drm_int2fixp(fixed_kt), 100000000);
1818 kv = drm_fixp_mul(div64_s64(drm_int2fixp(coeff->av), 100000000),
1819 drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff->bv), 100000000), vddc)));
1820
1821 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc);
1822
1823 *leakage = drm_fixp2int(leakage_w * 1000);
1824 }
1825
1826 static void si_calculate_leakage_for_v(struct radeon_device *rdev,
1827 const struct ni_leakage_coeffients *coeff,
1828 const u32 fixed_kt,
1829 u16 v,
1830 u32 i_leakage,
1831 u32 *leakage)
1832 {
1833 si_calculate_leakage_for_v_formula(coeff, fixed_kt, v, i_leakage, leakage);
1834 }
1835
1836
1837 static void si_update_dte_from_pl2(struct radeon_device *rdev,
1838 struct si_dte_data *dte_data)
1839 {
1840 u32 p_limit1 = rdev->pm.dpm.tdp_limit;
1841 u32 p_limit2 = rdev->pm.dpm.near_tdp_limit;
1842 u32 k = dte_data->k;
1843 u32 t_max = dte_data->max_t;
1844 u32 t_split[5] = { 10, 15, 20, 25, 30 };
1845 u32 t_0 = dte_data->t0;
1846 u32 i;
1847
1848 if (p_limit2 != 0 && p_limit2 <= p_limit1) {
1849 dte_data->tdep_count = 3;
1850
1851 for (i = 0; i < k; i++) {
1852 dte_data->r[i] =
1853 (t_split[i] * (t_max - t_0/(u32)1000) * (1 << 14)) /
1854 (p_limit2 * (u32)100);
1855 }
1856
1857 dte_data->tdep_r[1] = dte_data->r[4] * 2;
1858
1859 for (i = 2; i < SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE; i++) {
1860 dte_data->tdep_r[i] = dte_data->r[4];
1861 }
1862 } else {
1863 DRM_ERROR("Invalid PL2! DTE will not be updated.\n");
1864 }
1865 }
1866
1867 static void si_initialize_powertune_defaults(struct radeon_device *rdev)
1868 {
1869 struct ni_power_info *ni_pi = ni_get_pi(rdev);
1870 struct si_power_info *si_pi = si_get_pi(rdev);
1871 bool update_dte_from_pl2 = false;
1872
1873 if (rdev->family == CHIP_TAHITI) {
1874 si_pi->cac_weights = cac_weights_tahiti;
1875 si_pi->lcac_config = lcac_tahiti;
1876 si_pi->cac_override = cac_override_tahiti;
1877 si_pi->powertune_data = &powertune_data_tahiti;
1878 si_pi->dte_data = dte_data_tahiti;
1879
1880 switch (rdev->pdev->device) {
1881 case 0x6798:
1882 si_pi->dte_data.enable_dte_by_default = true;
1883 break;
1884 case 0x6799:
1885 si_pi->dte_data = dte_data_new_zealand;
1886 break;
1887 case 0x6790:
1888 case 0x6791:
1889 case 0x6792:
1890 case 0x679E:
1891 si_pi->dte_data = dte_data_aruba_pro;
1892 update_dte_from_pl2 = true;
1893 break;
1894 case 0x679B:
1895 si_pi->dte_data = dte_data_malta;
1896 update_dte_from_pl2 = true;
1897 break;
1898 case 0x679A:
1899 si_pi->dte_data = dte_data_tahiti_pro;
1900 update_dte_from_pl2 = true;
1901 break;
1902 default:
1903 if (si_pi->dte_data.enable_dte_by_default == true)
1904 DRM_ERROR("DTE is not enabled!\n");
1905 break;
1906 }
1907 } else if (rdev->family == CHIP_PITCAIRN) {
1908 switch (rdev->pdev->device) {
1909 case 0x6810:
1910 case 0x6818:
1911 si_pi->cac_weights = cac_weights_pitcairn;
1912 si_pi->lcac_config = lcac_pitcairn;
1913 si_pi->cac_override = cac_override_pitcairn;
1914 si_pi->powertune_data = &powertune_data_pitcairn;
1915 si_pi->dte_data = dte_data_curacao_xt;
1916 update_dte_from_pl2 = true;
1917 break;
1918 case 0x6819:
1919 case 0x6811:
1920 si_pi->cac_weights = cac_weights_pitcairn;
1921 si_pi->lcac_config = lcac_pitcairn;
1922 si_pi->cac_override = cac_override_pitcairn;
1923 si_pi->powertune_data = &powertune_data_pitcairn;
1924 si_pi->dte_data = dte_data_curacao_pro;
1925 update_dte_from_pl2 = true;
1926 break;
1927 case 0x6800:
1928 case 0x6806:
1929 si_pi->cac_weights = cac_weights_pitcairn;
1930 si_pi->lcac_config = lcac_pitcairn;
1931 si_pi->cac_override = cac_override_pitcairn;
1932 si_pi->powertune_data = &powertune_data_pitcairn;
1933 si_pi->dte_data = dte_data_neptune_xt;
1934 update_dte_from_pl2 = true;
1935 break;
1936 default:
1937 si_pi->cac_weights = cac_weights_pitcairn;
1938 si_pi->lcac_config = lcac_pitcairn;
1939 si_pi->cac_override = cac_override_pitcairn;
1940 si_pi->powertune_data = &powertune_data_pitcairn;
1941 si_pi->dte_data = dte_data_pitcairn;
1942 break;
1943 }
1944 } else if (rdev->family == CHIP_VERDE) {
1945 si_pi->lcac_config = lcac_cape_verde;
1946 si_pi->cac_override = cac_override_cape_verde;
1947 si_pi->powertune_data = &powertune_data_cape_verde;
1948
1949 switch (rdev->pdev->device) {
1950 case 0x683B:
1951 case 0x683F:
1952 case 0x6829:
1953 case 0x6835:
1954 si_pi->cac_weights = cac_weights_cape_verde_pro;
1955 si_pi->dte_data = dte_data_cape_verde;
1956 break;
1957 case 0x682C:
1958 si_pi->cac_weights = cac_weights_cape_verde_pro;
1959 si_pi->dte_data = dte_data_sun_xt;
1960 update_dte_from_pl2 = true;
1961 break;
1962 case 0x6825:
1963 case 0x6827:
1964 si_pi->cac_weights = cac_weights_heathrow;
1965 si_pi->dte_data = dte_data_cape_verde;
1966 break;
1967 case 0x6824:
1968 case 0x682D:
1969 si_pi->cac_weights = cac_weights_chelsea_xt;
1970 si_pi->dte_data = dte_data_cape_verde;
1971 break;
1972 case 0x682F:
1973 si_pi->cac_weights = cac_weights_chelsea_pro;
1974 si_pi->dte_data = dte_data_cape_verde;
1975 break;
1976 case 0x6820:
1977 si_pi->cac_weights = cac_weights_heathrow;
1978 si_pi->dte_data = dte_data_venus_xtx;
1979 break;
1980 case 0x6821:
1981 si_pi->cac_weights = cac_weights_heathrow;
1982 si_pi->dte_data = dte_data_venus_xt;
1983 break;
1984 case 0x6823:
1985 case 0x682B:
1986 case 0x6822:
1987 case 0x682A:
1988 si_pi->cac_weights = cac_weights_chelsea_pro;
1989 si_pi->dte_data = dte_data_venus_pro;
1990 break;
1991 default:
1992 si_pi->cac_weights = cac_weights_cape_verde;
1993 si_pi->dte_data = dte_data_cape_verde;
1994 break;
1995 }
1996 } else if (rdev->family == CHIP_OLAND) {
1997 switch (rdev->pdev->device) {
1998 case 0x6601:
1999 case 0x6621:
2000 case 0x6603:
2001 case 0x6605:
2002 si_pi->cac_weights = cac_weights_mars_pro;
2003 si_pi->lcac_config = lcac_mars_pro;
2004 si_pi->cac_override = cac_override_oland;
2005 si_pi->powertune_data = &powertune_data_mars_pro;
2006 si_pi->dte_data = dte_data_mars_pro;
2007 update_dte_from_pl2 = true;
2008 break;
2009 case 0x6600:
2010 case 0x6606:
2011 case 0x6620:
2012 case 0x6604:
2013 si_pi->cac_weights = cac_weights_mars_xt;
2014 si_pi->lcac_config = lcac_mars_pro;
2015 si_pi->cac_override = cac_override_oland;
2016 si_pi->powertune_data = &powertune_data_mars_pro;
2017 si_pi->dte_data = dte_data_mars_pro;
2018 update_dte_from_pl2 = true;
2019 break;
2020 case 0x6611:
2021 case 0x6613:
2022 case 0x6608:
2023 si_pi->cac_weights = cac_weights_oland_pro;
2024 si_pi->lcac_config = lcac_mars_pro;
2025 si_pi->cac_override = cac_override_oland;
2026 si_pi->powertune_data = &powertune_data_mars_pro;
2027 si_pi->dte_data = dte_data_mars_pro;
2028 update_dte_from_pl2 = true;
2029 break;
2030 case 0x6610:
2031 si_pi->cac_weights = cac_weights_oland_xt;
2032 si_pi->lcac_config = lcac_mars_pro;
2033 si_pi->cac_override = cac_override_oland;
2034 si_pi->powertune_data = &powertune_data_mars_pro;
2035 si_pi->dte_data = dte_data_mars_pro;
2036 update_dte_from_pl2 = true;
2037 break;
2038 default:
2039 si_pi->cac_weights = cac_weights_oland;
2040 si_pi->lcac_config = lcac_oland;
2041 si_pi->cac_override = cac_override_oland;
2042 si_pi->powertune_data = &powertune_data_oland;
2043 si_pi->dte_data = dte_data_oland;
2044 break;
2045 }
2046 } else if (rdev->family == CHIP_HAINAN) {
2047 si_pi->cac_weights = cac_weights_hainan;
2048 si_pi->lcac_config = lcac_oland;
2049 si_pi->cac_override = cac_override_oland;
2050 si_pi->powertune_data = &powertune_data_hainan;
2051 si_pi->dte_data = dte_data_sun_xt;
2052 update_dte_from_pl2 = true;
2053 } else {
2054 DRM_ERROR("Unknown SI asic revision, failed to initialize PowerTune!\n");
2055 return;
2056 }
2057
2058 ni_pi->enable_power_containment = false;
2059 ni_pi->enable_cac = false;
2060 ni_pi->enable_sq_ramping = false;
2061 si_pi->enable_dte = false;
2062
2063 if (si_pi->powertune_data->enable_powertune_by_default) {
2064 ni_pi->enable_power_containment= true;
2065 ni_pi->enable_cac = true;
2066 if (si_pi->dte_data.enable_dte_by_default) {
2067 si_pi->enable_dte = true;
2068 if (update_dte_from_pl2)
2069 si_update_dte_from_pl2(rdev, &si_pi->dte_data);
2070
2071 }
2072 ni_pi->enable_sq_ramping = true;
2073 }
2074
2075 ni_pi->driver_calculate_cac_leakage = true;
2076 ni_pi->cac_configuration_required = true;
2077
2078 if (ni_pi->cac_configuration_required) {
2079 ni_pi->support_cac_long_term_average = true;
2080 si_pi->dyn_powertune_data.l2_lta_window_size =
2081 si_pi->powertune_data->l2_lta_window_size_default;
2082 si_pi->dyn_powertune_data.lts_truncate =
2083 si_pi->powertune_data->lts_truncate_default;
2084 } else {
2085 ni_pi->support_cac_long_term_average = false;
2086 si_pi->dyn_powertune_data.l2_lta_window_size = 0;
2087 si_pi->dyn_powertune_data.lts_truncate = 0;
2088 }
2089
2090 si_pi->dyn_powertune_data.disable_uvd_powertune = false;
2091 }
2092
2093 static u32 si_get_smc_power_scaling_factor(struct radeon_device *rdev)
2094 {
2095 return 1;
2096 }
2097
2098 static u32 si_calculate_cac_wintime(struct radeon_device *rdev)
2099 {
2100 u32 xclk;
2101 u32 wintime;
2102 u32 cac_window;
2103 u32 cac_window_size;
2104
2105 xclk = radeon_get_xclk(rdev);
2106
2107 if (xclk == 0)
2108 return 0;
2109
2110 cac_window = RREG32(CG_CAC_CTRL) & CAC_WINDOW_MASK;
2111 cac_window_size = ((cac_window & 0xFFFF0000) >> 16) * (cac_window & 0x0000FFFF);
2112
2113 wintime = (cac_window_size * 100) / xclk;
2114
2115 return wintime;
2116 }
2117
2118 static u32 si_scale_power_for_smc(u32 power_in_watts, u32 scaling_factor)
2119 {
2120 return power_in_watts;
2121 }
2122
2123 static int si_calculate_adjusted_tdp_limits(struct radeon_device *rdev,
2124 bool adjust_polarity,
2125 u32 tdp_adjustment,
2126 u32 *tdp_limit,
2127 u32 *near_tdp_limit)
2128 {
2129 u32 adjustment_delta, max_tdp_limit;
2130
2131 if (tdp_adjustment > (u32)rdev->pm.dpm.tdp_od_limit)
2132 return -EINVAL;
2133
2134 max_tdp_limit = ((100 + 100) * rdev->pm.dpm.tdp_limit) / 100;
2135
2136 if (adjust_polarity) {
2137 *tdp_limit = ((100 + tdp_adjustment) * rdev->pm.dpm.tdp_limit) / 100;
2138 *near_tdp_limit = rdev->pm.dpm.near_tdp_limit_adjusted + (*tdp_limit - rdev->pm.dpm.tdp_limit);
2139 } else {
2140 *tdp_limit = ((100 - tdp_adjustment) * rdev->pm.dpm.tdp_limit) / 100;
2141 adjustment_delta = rdev->pm.dpm.tdp_limit - *tdp_limit;
2142 if (adjustment_delta < rdev->pm.dpm.near_tdp_limit_adjusted)
2143 *near_tdp_limit = rdev->pm.dpm.near_tdp_limit_adjusted - adjustment_delta;
2144 else
2145 *near_tdp_limit = 0;
2146 }
2147
2148 if ((*tdp_limit <= 0) || (*tdp_limit > max_tdp_limit))
2149 return -EINVAL;
2150 if ((*near_tdp_limit <= 0) || (*near_tdp_limit > *tdp_limit))
2151 return -EINVAL;
2152
2153 return 0;
2154 }
2155
2156 static int si_populate_smc_tdp_limits(struct radeon_device *rdev,
2157 struct radeon_ps *radeon_state)
2158 {
2159 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2160 struct si_power_info *si_pi = si_get_pi(rdev);
2161
2162 if (ni_pi->enable_power_containment) {
2163 SISLANDS_SMC_STATETABLE *smc_table = &si_pi->smc_statetable;
2164 PP_SIslands_PAPMParameters *papm_parm;
2165 struct radeon_ppm_table *ppm = rdev->pm.dpm.dyn_state.ppm_table;
2166 u32 scaling_factor = si_get_smc_power_scaling_factor(rdev);
2167 u32 tdp_limit;
2168 u32 near_tdp_limit;
2169 int ret;
2170
2171 if (scaling_factor == 0)
2172 return -EINVAL;
2173
2174 memset(smc_table, 0, sizeof(SISLANDS_SMC_STATETABLE));
2175
2176 ret = si_calculate_adjusted_tdp_limits(rdev,
2177 false, /* ??? */
2178 rdev->pm.dpm.tdp_adjustment,
2179 &tdp_limit,
2180 &near_tdp_limit);
2181 if (ret)
2182 return ret;
2183
2184 smc_table->dpm2Params.TDPLimit =
2185 cpu_to_be32(si_scale_power_for_smc(tdp_limit, scaling_factor) * 1000);
2186 smc_table->dpm2Params.NearTDPLimit =
2187 cpu_to_be32(si_scale_power_for_smc(near_tdp_limit, scaling_factor) * 1000);
2188 smc_table->dpm2Params.SafePowerLimit =
2189 cpu_to_be32(si_scale_power_for_smc((near_tdp_limit * SISLANDS_DPM2_TDP_SAFE_LIMIT_PERCENT) / 100, scaling_factor) * 1000);
2190
2191 ret = si_copy_bytes_to_smc(rdev,
2192 (si_pi->state_table_start + offsetof(SISLANDS_SMC_STATETABLE, dpm2Params) +
2193 offsetof(PP_SIslands_DPM2Parameters, TDPLimit)),
2194 (u8 *)(&(smc_table->dpm2Params.TDPLimit)),
2195 sizeof(u32) * 3,
2196 si_pi->sram_end);
2197 if (ret)
2198 return ret;
2199
2200 if (si_pi->enable_ppm) {
2201 papm_parm = &si_pi->papm_parm;
2202 memset(papm_parm, 0, sizeof(PP_SIslands_PAPMParameters));
2203 papm_parm->NearTDPLimitTherm = cpu_to_be32(ppm->dgpu_tdp);
2204 papm_parm->dGPU_T_Limit = cpu_to_be32(ppm->tj_max);
2205 papm_parm->dGPU_T_Warning = cpu_to_be32(95);
2206 papm_parm->dGPU_T_Hysteresis = cpu_to_be32(5);
2207 papm_parm->PlatformPowerLimit = 0xffffffff;
2208 papm_parm->NearTDPLimitPAPM = 0xffffffff;
2209
2210 ret = si_copy_bytes_to_smc(rdev, si_pi->papm_cfg_table_start,
2211 (u8 *)papm_parm,
2212 sizeof(PP_SIslands_PAPMParameters),
2213 si_pi->sram_end);
2214 if (ret)
2215 return ret;
2216 }
2217 }
2218 return 0;
2219 }
2220
2221 static int si_populate_smc_tdp_limits_2(struct radeon_device *rdev,
2222 struct radeon_ps *radeon_state)
2223 {
2224 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2225 struct si_power_info *si_pi = si_get_pi(rdev);
2226
2227 if (ni_pi->enable_power_containment) {
2228 SISLANDS_SMC_STATETABLE *smc_table = &si_pi->smc_statetable;
2229 u32 scaling_factor = si_get_smc_power_scaling_factor(rdev);
2230 int ret;
2231
2232 memset(smc_table, 0, sizeof(SISLANDS_SMC_STATETABLE));
2233
2234 smc_table->dpm2Params.NearTDPLimit =
2235 cpu_to_be32(si_scale_power_for_smc(rdev->pm.dpm.near_tdp_limit_adjusted, scaling_factor) * 1000);
2236 smc_table->dpm2Params.SafePowerLimit =
2237 cpu_to_be32(si_scale_power_for_smc((rdev->pm.dpm.near_tdp_limit_adjusted * SISLANDS_DPM2_TDP_SAFE_LIMIT_PERCENT) / 100, scaling_factor) * 1000);
2238
2239 ret = si_copy_bytes_to_smc(rdev,
2240 (si_pi->state_table_start +
2241 offsetof(SISLANDS_SMC_STATETABLE, dpm2Params) +
2242 offsetof(PP_SIslands_DPM2Parameters, NearTDPLimit)),
2243 (u8 *)(&(smc_table->dpm2Params.NearTDPLimit)),
2244 sizeof(u32) * 2,
2245 si_pi->sram_end);
2246 if (ret)
2247 return ret;
2248 }
2249
2250 return 0;
2251 }
2252
2253 static u16 si_calculate_power_efficiency_ratio(struct radeon_device *rdev,
2254 const u16 prev_std_vddc,
2255 const u16 curr_std_vddc)
2256 {
2257 u64 margin = (u64)SISLANDS_DPM2_PWREFFICIENCYRATIO_MARGIN;
2258 u64 prev_vddc = (u64)prev_std_vddc;
2259 u64 curr_vddc = (u64)curr_std_vddc;
2260 u64 pwr_efficiency_ratio, n, d;
2261
2262 if ((prev_vddc == 0) || (curr_vddc == 0))
2263 return 0;
2264
2265 n = div64_u64((u64)1024 * curr_vddc * curr_vddc * ((u64)1000 + margin), (u64)1000);
2266 d = prev_vddc * prev_vddc;
2267 pwr_efficiency_ratio = div64_u64(n, d);
2268
2269 if (pwr_efficiency_ratio > (u64)0xFFFF)
2270 return 0;
2271
2272 return (u16)pwr_efficiency_ratio;
2273 }
2274
2275 static bool si_should_disable_uvd_powertune(struct radeon_device *rdev,
2276 struct radeon_ps *radeon_state)
2277 {
2278 struct si_power_info *si_pi = si_get_pi(rdev);
2279
2280 if (si_pi->dyn_powertune_data.disable_uvd_powertune &&
2281 radeon_state->vclk && radeon_state->dclk)
2282 return true;
2283
2284 return false;
2285 }
2286
2287 static int si_populate_power_containment_values(struct radeon_device *rdev,
2288 struct radeon_ps *radeon_state,
2289 SISLANDS_SMC_SWSTATE *smc_state)
2290 {
2291 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
2292 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2293 struct ni_ps *state = ni_get_ps(radeon_state);
2294 SISLANDS_SMC_VOLTAGE_VALUE vddc;
2295 u32 prev_sclk;
2296 u32 max_sclk;
2297 u32 min_sclk;
2298 u16 prev_std_vddc;
2299 u16 curr_std_vddc;
2300 int i;
2301 u16 pwr_efficiency_ratio;
2302 u8 max_ps_percent;
2303 bool disable_uvd_power_tune;
2304 int ret;
2305
2306 if (ni_pi->enable_power_containment == false)
2307 return 0;
2308
2309 if (state->performance_level_count == 0)
2310 return -EINVAL;
2311
2312 if (smc_state->levelCount != state->performance_level_count)
2313 return -EINVAL;
2314
2315 disable_uvd_power_tune = si_should_disable_uvd_powertune(rdev, radeon_state);
2316
2317 smc_state->levels[0].dpm2.MaxPS = 0;
2318 smc_state->levels[0].dpm2.NearTDPDec = 0;
2319 smc_state->levels[0].dpm2.AboveSafeInc = 0;
2320 smc_state->levels[0].dpm2.BelowSafeInc = 0;
2321 smc_state->levels[0].dpm2.PwrEfficiencyRatio = 0;
2322
2323 for (i = 1; i < state->performance_level_count; i++) {
2324 prev_sclk = state->performance_levels[i-1].sclk;
2325 max_sclk = state->performance_levels[i].sclk;
2326 if (i == 1)
2327 max_ps_percent = SISLANDS_DPM2_MAXPS_PERCENT_M;
2328 else
2329 max_ps_percent = SISLANDS_DPM2_MAXPS_PERCENT_H;
2330
2331 if (prev_sclk > max_sclk)
2332 return -EINVAL;
2333
2334 if ((max_ps_percent == 0) ||
2335 (prev_sclk == max_sclk) ||
2336 disable_uvd_power_tune) {
2337 min_sclk = max_sclk;
2338 } else if (i == 1) {
2339 min_sclk = prev_sclk;
2340 } else {
2341 min_sclk = (prev_sclk * (u32)max_ps_percent) / 100;
2342 }
2343
2344 if (min_sclk < state->performance_levels[0].sclk)
2345 min_sclk = state->performance_levels[0].sclk;
2346
2347 if (min_sclk == 0)
2348 return -EINVAL;
2349
2350 ret = si_populate_voltage_value(rdev, &eg_pi->vddc_voltage_table,
2351 state->performance_levels[i-1].vddc, &vddc);
2352 if (ret)
2353 return ret;
2354
2355 ret = si_get_std_voltage_value(rdev, &vddc, &prev_std_vddc);
2356 if (ret)
2357 return ret;
2358
2359 ret = si_populate_voltage_value(rdev, &eg_pi->vddc_voltage_table,
2360 state->performance_levels[i].vddc, &vddc);
2361 if (ret)
2362 return ret;
2363
2364 ret = si_get_std_voltage_value(rdev, &vddc, &curr_std_vddc);
2365 if (ret)
2366 return ret;
2367
2368 pwr_efficiency_ratio = si_calculate_power_efficiency_ratio(rdev,
2369 prev_std_vddc, curr_std_vddc);
2370
2371 smc_state->levels[i].dpm2.MaxPS = (u8)((SISLANDS_DPM2_MAX_PULSE_SKIP * (max_sclk - min_sclk)) / max_sclk);
2372 smc_state->levels[i].dpm2.NearTDPDec = SISLANDS_DPM2_NEAR_TDP_DEC;
2373 smc_state->levels[i].dpm2.AboveSafeInc = SISLANDS_DPM2_ABOVE_SAFE_INC;
2374 smc_state->levels[i].dpm2.BelowSafeInc = SISLANDS_DPM2_BELOW_SAFE_INC;
2375 smc_state->levels[i].dpm2.PwrEfficiencyRatio = cpu_to_be16(pwr_efficiency_ratio);
2376 }
2377
2378 return 0;
2379 }
2380
2381 static int si_populate_sq_ramping_values(struct radeon_device *rdev,
2382 struct radeon_ps *radeon_state,
2383 SISLANDS_SMC_SWSTATE *smc_state)
2384 {
2385 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2386 struct ni_ps *state = ni_get_ps(radeon_state);
2387 u32 sq_power_throttle, sq_power_throttle2;
2388 bool enable_sq_ramping = ni_pi->enable_sq_ramping;
2389 int i;
2390
2391 if (state->performance_level_count == 0)
2392 return -EINVAL;
2393
2394 if (smc_state->levelCount != state->performance_level_count)
2395 return -EINVAL;
2396
2397 if (rdev->pm.dpm.sq_ramping_threshold == 0)
2398 return -EINVAL;
2399
2400 if (SISLANDS_DPM2_SQ_RAMP_MAX_POWER > (MAX_POWER_MASK >> MAX_POWER_SHIFT))
2401 enable_sq_ramping = false;
2402
2403 if (SISLANDS_DPM2_SQ_RAMP_MIN_POWER > (MIN_POWER_MASK >> MIN_POWER_SHIFT))
2404 enable_sq_ramping = false;
2405
2406 if (SISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA > (MAX_POWER_DELTA_MASK >> MAX_POWER_DELTA_SHIFT))
2407 enable_sq_ramping = false;
2408
2409 if (SISLANDS_DPM2_SQ_RAMP_STI_SIZE > (STI_SIZE_MASK >> STI_SIZE_SHIFT))
2410 enable_sq_ramping = false;
2411
2412 if (SISLANDS_DPM2_SQ_RAMP_LTI_RATIO > (LTI_RATIO_MASK >> LTI_RATIO_SHIFT))
2413 enable_sq_ramping = false;
2414
2415 for (i = 0; i < state->performance_level_count; i++) {
2416 sq_power_throttle = 0;
2417 sq_power_throttle2 = 0;
2418
2419 if ((state->performance_levels[i].sclk >= rdev->pm.dpm.sq_ramping_threshold) &&
2420 enable_sq_ramping) {
2421 sq_power_throttle |= MAX_POWER(SISLANDS_DPM2_SQ_RAMP_MAX_POWER);
2422 sq_power_throttle |= MIN_POWER(SISLANDS_DPM2_SQ_RAMP_MIN_POWER);
2423 sq_power_throttle2 |= MAX_POWER_DELTA(SISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA);
2424 sq_power_throttle2 |= STI_SIZE(SISLANDS_DPM2_SQ_RAMP_STI_SIZE);
2425 sq_power_throttle2 |= LTI_RATIO(SISLANDS_DPM2_SQ_RAMP_LTI_RATIO);
2426 } else {
2427 sq_power_throttle |= MAX_POWER_MASK | MIN_POWER_MASK;
2428 sq_power_throttle2 |= MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
2429 }
2430
2431 smc_state->levels[i].SQPowerThrottle = cpu_to_be32(sq_power_throttle);
2432 smc_state->levels[i].SQPowerThrottle_2 = cpu_to_be32(sq_power_throttle2);
2433 }
2434
2435 return 0;
2436 }
2437
2438 static int si_enable_power_containment(struct radeon_device *rdev,
2439 struct radeon_ps *radeon_new_state,
2440 bool enable)
2441 {
2442 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2443 PPSMC_Result smc_result;
2444 int ret = 0;
2445
2446 if (ni_pi->enable_power_containment) {
2447 if (enable) {
2448 if (!si_should_disable_uvd_powertune(rdev, radeon_new_state)) {
2449 smc_result = si_send_msg_to_smc(rdev, PPSMC_TDPClampingActive);
2450 if (smc_result != PPSMC_Result_OK) {
2451 ret = -EINVAL;
2452 ni_pi->pc_enabled = false;
2453 } else {
2454 ni_pi->pc_enabled = true;
2455 }
2456 }
2457 } else {
2458 smc_result = si_send_msg_to_smc(rdev, PPSMC_TDPClampingInactive);
2459 if (smc_result != PPSMC_Result_OK)
2460 ret = -EINVAL;
2461 ni_pi->pc_enabled = false;
2462 }
2463 }
2464
2465 return ret;
2466 }
2467
2468 static int si_initialize_smc_dte_tables(struct radeon_device *rdev)
2469 {
2470 struct si_power_info *si_pi = si_get_pi(rdev);
2471 int ret = 0;
2472 struct si_dte_data *dte_data = &si_pi->dte_data;
2473 Smc_SIslands_DTE_Configuration *dte_tables = NULL;
2474 u32 table_size;
2475 u8 tdep_count;
2476 u32 i;
2477
2478 if (dte_data == NULL)
2479 si_pi->enable_dte = false;
2480
2481 if (si_pi->enable_dte == false)
2482 return 0;
2483
2484 if (dte_data->k <= 0)
2485 return -EINVAL;
2486
2487 dte_tables = kzalloc(sizeof(Smc_SIslands_DTE_Configuration), GFP_KERNEL);
2488 if (dte_tables == NULL) {
2489 si_pi->enable_dte = false;
2490 return -ENOMEM;
2491 }
2492
2493 table_size = dte_data->k;
2494
2495 if (table_size > SMC_SISLANDS_DTE_MAX_FILTER_STAGES)
2496 table_size = SMC_SISLANDS_DTE_MAX_FILTER_STAGES;
2497
2498 tdep_count = dte_data->tdep_count;
2499 if (tdep_count > SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE)
2500 tdep_count = SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE;
2501
2502 dte_tables->K = cpu_to_be32(table_size);
2503 dte_tables->T0 = cpu_to_be32(dte_data->t0);
2504 dte_tables->MaxT = cpu_to_be32(dte_data->max_t);
2505 dte_tables->WindowSize = dte_data->window_size;
2506 dte_tables->temp_select = dte_data->temp_select;
2507 dte_tables->DTE_mode = dte_data->dte_mode;
2508 dte_tables->Tthreshold = cpu_to_be32(dte_data->t_threshold);
2509
2510 if (tdep_count > 0)
2511 table_size--;
2512
2513 for (i = 0; i < table_size; i++) {
2514 dte_tables->tau[i] = cpu_to_be32(dte_data->tau[i]);
2515 dte_tables->R[i] = cpu_to_be32(dte_data->r[i]);
2516 }
2517
2518 dte_tables->Tdep_count = tdep_count;
2519
2520 for (i = 0; i < (u32)tdep_count; i++) {
2521 dte_tables->T_limits[i] = dte_data->t_limits[i];
2522 dte_tables->Tdep_tau[i] = cpu_to_be32(dte_data->tdep_tau[i]);
2523 dte_tables->Tdep_R[i] = cpu_to_be32(dte_data->tdep_r[i]);
2524 }
2525
2526 ret = si_copy_bytes_to_smc(rdev, si_pi->dte_table_start, (u8 *)dte_tables,
2527 sizeof(Smc_SIslands_DTE_Configuration), si_pi->sram_end);
2528 kfree(dte_tables);
2529
2530 return ret;
2531 }
2532
2533 static int si_get_cac_std_voltage_max_min(struct radeon_device *rdev,
2534 u16 *max, u16 *min)
2535 {
2536 struct si_power_info *si_pi = si_get_pi(rdev);
2537 struct radeon_cac_leakage_table *table =
2538 &rdev->pm.dpm.dyn_state.cac_leakage_table;
2539 u32 i;
2540 u32 v0_loadline;
2541
2542
2543 if (table == NULL)
2544 return -EINVAL;
2545
2546 *max = 0;
2547 *min = 0xFFFF;
2548
2549 for (i = 0; i < table->count; i++) {
2550 if (table->entries[i].vddc > *max)
2551 *max = table->entries[i].vddc;
2552 if (table->entries[i].vddc < *min)
2553 *min = table->entries[i].vddc;
2554 }
2555
2556 if (si_pi->powertune_data->lkge_lut_v0_percent > 100)
2557 return -EINVAL;
2558
2559 v0_loadline = (*min) * (100 - si_pi->powertune_data->lkge_lut_v0_percent) / 100;
2560
2561 if (v0_loadline > 0xFFFFUL)
2562 return -EINVAL;
2563
2564 *min = (u16)v0_loadline;
2565
2566 if ((*min > *max) || (*max == 0) || (*min == 0))
2567 return -EINVAL;
2568
2569 return 0;
2570 }
2571
2572 static u16 si_get_cac_std_voltage_step(u16 max, u16 min)
2573 {
2574 return ((max - min) + (SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES - 1)) /
2575 SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES;
2576 }
2577
2578 static int si_init_dte_leakage_table(struct radeon_device *rdev,
2579 PP_SIslands_CacConfig *cac_tables,
2580 u16 vddc_max, u16 vddc_min, u16 vddc_step,
2581 u16 t0, u16 t_step)
2582 {
2583 struct si_power_info *si_pi = si_get_pi(rdev);
2584 u32 leakage;
2585 unsigned int i, j;
2586 s32 t;
2587 u32 smc_leakage;
2588 u32 scaling_factor;
2589 u16 voltage;
2590
2591 scaling_factor = si_get_smc_power_scaling_factor(rdev);
2592
2593 for (i = 0; i < SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES ; i++) {
2594 t = (1000 * (i * t_step + t0));
2595
2596 for (j = 0; j < SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES; j++) {
2597 voltage = vddc_max - (vddc_step * j);
2598
2599 si_calculate_leakage_for_v_and_t(rdev,
2600 &si_pi->powertune_data->leakage_coefficients,
2601 voltage,
2602 t,
2603 si_pi->dyn_powertune_data.cac_leakage,
2604 &leakage);
2605
2606 smc_leakage = si_scale_power_for_smc(leakage, scaling_factor) / 4;
2607
2608 if (smc_leakage > 0xFFFF)
2609 smc_leakage = 0xFFFF;
2610
2611 cac_tables->cac_lkge_lut[i][SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES-1-j] =
2612 cpu_to_be16((u16)smc_leakage);
2613 }
2614 }
2615 return 0;
2616 }
2617
2618 static int si_init_simplified_leakage_table(struct radeon_device *rdev,
2619 PP_SIslands_CacConfig *cac_tables,
2620 u16 vddc_max, u16 vddc_min, u16 vddc_step)
2621 {
2622 struct si_power_info *si_pi = si_get_pi(rdev);
2623 u32 leakage;
2624 unsigned int i, j;
2625 u32 smc_leakage;
2626 u32 scaling_factor;
2627 u16 voltage;
2628
2629 scaling_factor = si_get_smc_power_scaling_factor(rdev);
2630
2631 for (j = 0; j < SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES; j++) {
2632 voltage = vddc_max - (vddc_step * j);
2633
2634 si_calculate_leakage_for_v(rdev,
2635 &si_pi->powertune_data->leakage_coefficients,
2636 si_pi->powertune_data->fixed_kt,
2637 voltage,
2638 si_pi->dyn_powertune_data.cac_leakage,
2639 &leakage);
2640
2641 smc_leakage = si_scale_power_for_smc(leakage, scaling_factor) / 4;
2642
2643 if (smc_leakage > 0xFFFF)
2644 smc_leakage = 0xFFFF;
2645
2646 for (i = 0; i < SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES ; i++)
2647 cac_tables->cac_lkge_lut[i][SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES-1-j] =
2648 cpu_to_be16((u16)smc_leakage);
2649 }
2650 return 0;
2651 }
2652
2653 static int si_initialize_smc_cac_tables(struct radeon_device *rdev)
2654 {
2655 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2656 struct si_power_info *si_pi = si_get_pi(rdev);
2657 PP_SIslands_CacConfig *cac_tables = NULL;
2658 u16 vddc_max, vddc_min, vddc_step;
2659 u16 t0, t_step;
2660 u32 load_line_slope, reg;
2661 int ret = 0;
2662 u32 ticks_per_us = radeon_get_xclk(rdev) / 100;
2663
2664 if (ni_pi->enable_cac == false)
2665 return 0;
2666
2667 cac_tables = kzalloc(sizeof(PP_SIslands_CacConfig), GFP_KERNEL);
2668 if (!cac_tables)
2669 return -ENOMEM;
2670
2671 reg = RREG32(CG_CAC_CTRL) & ~CAC_WINDOW_MASK;
2672 reg |= CAC_WINDOW(si_pi->powertune_data->cac_window);
2673 WREG32(CG_CAC_CTRL, reg);
2674
2675 si_pi->dyn_powertune_data.cac_leakage = rdev->pm.dpm.cac_leakage;
2676 si_pi->dyn_powertune_data.dc_pwr_value =
2677 si_pi->powertune_data->dc_cac[NISLANDS_DCCAC_LEVEL_0];
2678 si_pi->dyn_powertune_data.wintime = si_calculate_cac_wintime(rdev);
2679 si_pi->dyn_powertune_data.shift_n = si_pi->powertune_data->shift_n_default;
2680
2681 si_pi->dyn_powertune_data.leakage_minimum_temperature = 80 * 1000;
2682
2683 ret = si_get_cac_std_voltage_max_min(rdev, &vddc_max, &vddc_min);
2684 if (ret)
2685 goto done_free;
2686
2687 vddc_step = si_get_cac_std_voltage_step(vddc_max, vddc_min);
2688 vddc_min = vddc_max - (vddc_step * (SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES - 1));
2689 t_step = 4;
2690 t0 = 60;
2691
2692 if (si_pi->enable_dte || ni_pi->driver_calculate_cac_leakage)
2693 ret = si_init_dte_leakage_table(rdev, cac_tables,
2694 vddc_max, vddc_min, vddc_step,
2695 t0, t_step);
2696 else
2697 ret = si_init_simplified_leakage_table(rdev, cac_tables,
2698 vddc_max, vddc_min, vddc_step);
2699 if (ret)
2700 goto done_free;
2701
2702 load_line_slope = ((u32)rdev->pm.dpm.load_line_slope << SMC_SISLANDS_SCALE_R) / 100;
2703
2704 cac_tables->l2numWin_TDP = cpu_to_be32(si_pi->dyn_powertune_data.l2_lta_window_size);
2705 cac_tables->lts_truncate_n = si_pi->dyn_powertune_data.lts_truncate;
2706 cac_tables->SHIFT_N = si_pi->dyn_powertune_data.shift_n;
2707 cac_tables->lkge_lut_V0 = cpu_to_be32((u32)vddc_min);
2708 cac_tables->lkge_lut_Vstep = cpu_to_be32((u32)vddc_step);
2709 cac_tables->R_LL = cpu_to_be32(load_line_slope);
2710 cac_tables->WinTime = cpu_to_be32(si_pi->dyn_powertune_data.wintime);
2711 cac_tables->calculation_repeats = cpu_to_be32(2);
2712 cac_tables->dc_cac = cpu_to_be32(0);
2713 cac_tables->log2_PG_LKG_SCALE = 12;
2714 cac_tables->cac_temp = si_pi->powertune_data->operating_temp;
2715 cac_tables->lkge_lut_T0 = cpu_to_be32((u32)t0);
2716 cac_tables->lkge_lut_Tstep = cpu_to_be32((u32)t_step);
2717
2718 ret = si_copy_bytes_to_smc(rdev, si_pi->cac_table_start, (u8 *)cac_tables,
2719 sizeof(PP_SIslands_CacConfig), si_pi->sram_end);
2720
2721 if (ret)
2722 goto done_free;
2723
2724 ret = si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_ticks_per_us, ticks_per_us);
2725
2726 done_free:
2727 if (ret) {
2728 ni_pi->enable_cac = false;
2729 ni_pi->enable_power_containment = false;
2730 }
2731
2732 kfree(cac_tables);
2733
2734 return 0;
2735 }
2736
2737 static int si_program_cac_config_registers(struct radeon_device *rdev,
2738 const struct si_cac_config_reg *cac_config_regs)
2739 {
2740 const struct si_cac_config_reg *config_regs = cac_config_regs;
2741 u32 data = 0, offset;
2742
2743 if (!config_regs)
2744 return -EINVAL;
2745
2746 while (config_regs->offset != 0xFFFFFFFF) {
2747 switch (config_regs->type) {
2748 case SISLANDS_CACCONFIG_CGIND:
2749 offset = SMC_CG_IND_START + config_regs->offset;
2750 if (offset < SMC_CG_IND_END)
2751 data = RREG32_SMC(offset);
2752 break;
2753 default:
2754 data = RREG32(config_regs->offset << 2);
2755 break;
2756 }
2757
2758 data &= ~config_regs->mask;
2759 data |= ((config_regs->value << config_regs->shift) & config_regs->mask);
2760
2761 switch (config_regs->type) {
2762 case SISLANDS_CACCONFIG_CGIND:
2763 offset = SMC_CG_IND_START + config_regs->offset;
2764 if (offset < SMC_CG_IND_END)
2765 WREG32_SMC(offset, data);
2766 break;
2767 default:
2768 WREG32(config_regs->offset << 2, data);
2769 break;
2770 }
2771 config_regs++;
2772 }
2773 return 0;
2774 }
2775
2776 static int si_initialize_hardware_cac_manager(struct radeon_device *rdev)
2777 {
2778 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2779 struct si_power_info *si_pi = si_get_pi(rdev);
2780 int ret;
2781
2782 if ((ni_pi->enable_cac == false) ||
2783 (ni_pi->cac_configuration_required == false))
2784 return 0;
2785
2786 ret = si_program_cac_config_registers(rdev, si_pi->lcac_config);
2787 if (ret)
2788 return ret;
2789 ret = si_program_cac_config_registers(rdev, si_pi->cac_override);
2790 if (ret)
2791 return ret;
2792 ret = si_program_cac_config_registers(rdev, si_pi->cac_weights);
2793 if (ret)
2794 return ret;
2795
2796 return 0;
2797 }
2798
2799 static int si_enable_smc_cac(struct radeon_device *rdev,
2800 struct radeon_ps *radeon_new_state,
2801 bool enable)
2802 {
2803 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2804 struct si_power_info *si_pi = si_get_pi(rdev);
2805 PPSMC_Result smc_result;
2806 int ret = 0;
2807
2808 if (ni_pi->enable_cac) {
2809 if (enable) {
2810 if (!si_should_disable_uvd_powertune(rdev, radeon_new_state)) {
2811 if (ni_pi->support_cac_long_term_average) {
2812 smc_result = si_send_msg_to_smc(rdev, PPSMC_CACLongTermAvgEnable);
2813 if (smc_result != PPSMC_Result_OK)
2814 ni_pi->support_cac_long_term_average = false;
2815 }
2816
2817 smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableCac);
2818 if (smc_result != PPSMC_Result_OK) {
2819 ret = -EINVAL;
2820 ni_pi->cac_enabled = false;
2821 } else {
2822 ni_pi->cac_enabled = true;
2823 }
2824
2825 if (si_pi->enable_dte) {
2826 smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableDTE);
2827 if (smc_result != PPSMC_Result_OK)
2828 ret = -EINVAL;
2829 }
2830 }
2831 } else if (ni_pi->cac_enabled) {
2832 if (si_pi->enable_dte)
2833 smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_DisableDTE);
2834
2835 smc_result = si_send_msg_to_smc(rdev, PPSMC_MSG_DisableCac);
2836
2837 ni_pi->cac_enabled = false;
2838
2839 if (ni_pi->support_cac_long_term_average)
2840 smc_result = si_send_msg_to_smc(rdev, PPSMC_CACLongTermAvgDisable);
2841 }
2842 }
2843 return ret;
2844 }
2845
2846 static int si_init_smc_spll_table(struct radeon_device *rdev)
2847 {
2848 struct ni_power_info *ni_pi = ni_get_pi(rdev);
2849 struct si_power_info *si_pi = si_get_pi(rdev);
2850 SMC_SISLANDS_SPLL_DIV_TABLE *spll_table;
2851 SISLANDS_SMC_SCLK_VALUE sclk_params;
2852 u32 fb_div, p_div;
2853 u32 clk_s, clk_v;
2854 u32 sclk = 0;
2855 int ret = 0;
2856 u32 tmp;
2857 int i;
2858
2859 if (si_pi->spll_table_start == 0)
2860 return -EINVAL;
2861
2862 spll_table = kzalloc(sizeof(SMC_SISLANDS_SPLL_DIV_TABLE), GFP_KERNEL);
2863 if (spll_table == NULL)
2864 return -ENOMEM;
2865
2866 for (i = 0; i < 256; i++) {
2867 ret = si_calculate_sclk_params(rdev, sclk, &sclk_params);
2868 if (ret)
2869 break;
2870
2871 p_div = (sclk_params.vCG_SPLL_FUNC_CNTL & SPLL_PDIV_A_MASK) >> SPLL_PDIV_A_SHIFT;
2872 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT;
2873 clk_s = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM & CLK_S_MASK) >> CLK_S_SHIFT;
2874 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 & CLK_V_MASK) >> CLK_V_SHIFT;
2875
2876 fb_div &= ~0x00001FFF;
2877 fb_div >>= 1;
2878 clk_v >>= 6;
2879
2880 if (p_div & ~(SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT))
2881 ret = -EINVAL;
2882 if (fb_div & ~(SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT))
2883 ret = -EINVAL;
2884 if (clk_s & ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT))
2885 ret = -EINVAL;
2886 if (clk_v & ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT))
2887 ret = -EINVAL;
2888
2889 if (ret)
2890 break;
2891
2892 tmp = ((fb_div << SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK) |
2893 ((p_div << SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_MASK);
2894 spll_table->freq[i] = cpu_to_be32(tmp);
2895
2896 tmp = ((clk_v << SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK) |
2897 ((clk_s << SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_MASK);
2898 spll_table->ss[i] = cpu_to_be32(tmp);
2899
2900 sclk += 512;
2901 }
2902
2903
2904 if (!ret)
2905 ret = si_copy_bytes_to_smc(rdev, si_pi->spll_table_start,
2906 (u8 *)spll_table, sizeof(SMC_SISLANDS_SPLL_DIV_TABLE),
2907 si_pi->sram_end);
2908
2909 if (ret)
2910 ni_pi->enable_power_containment = false;
2911
2912 kfree(spll_table);
2913
2914 return ret;
2915 }
2916
2917 static u16 si_get_lower_of_leakage_and_vce_voltage(struct radeon_device *rdev,
2918 u16 vce_voltage)
2919 {
2920 u16 highest_leakage = 0;
2921 struct si_power_info *si_pi = si_get_pi(rdev);
2922 int i;
2923
2924 for (i = 0; i < si_pi->leakage_voltage.count; i++){
2925 if (highest_leakage < si_pi->leakage_voltage.entries[i].voltage)
2926 highest_leakage = si_pi->leakage_voltage.entries[i].voltage;
2927 }
2928
2929 if (si_pi->leakage_voltage.count && (highest_leakage < vce_voltage))
2930 return highest_leakage;
2931
2932 return vce_voltage;
2933 }
2934
2935 static int si_get_vce_clock_voltage(struct radeon_device *rdev,
2936 u32 evclk, u32 ecclk, u16 *voltage)
2937 {
2938 u32 i;
2939 int ret = -EINVAL;
2940 struct radeon_vce_clock_voltage_dependency_table *table =
2941 &rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table;
2942
2943 if (((evclk == 0) && (ecclk == 0)) ||
2944 (table && (table->count == 0))) {
2945 *voltage = 0;
2946 return 0;
2947 }
2948
2949 for (i = 0; i < table->count; i++) {
2950 if ((evclk <= table->entries[i].evclk) &&
2951 (ecclk <= table->entries[i].ecclk)) {
2952 *voltage = table->entries[i].v;
2953 ret = 0;
2954 break;
2955 }
2956 }
2957
2958 /* if no match return the highest voltage */
2959 if (ret)
2960 *voltage = table->entries[table->count - 1].v;
2961
2962 *voltage = si_get_lower_of_leakage_and_vce_voltage(rdev, *voltage);
2963
2964 return ret;
2965 }
2966
2967 static void si_apply_state_adjust_rules(struct radeon_device *rdev,
2968 struct radeon_ps *rps)
2969 {
2970 struct ni_ps *ps = ni_get_ps(rps);
2971 struct radeon_clock_and_voltage_limits *max_limits;
2972 bool disable_mclk_switching = false;
2973 bool disable_sclk_switching = false;
2974 u32 mclk, sclk;
2975 u16 vddc, vddci, min_vce_voltage = 0;
2976 u32 max_sclk_vddc, max_mclk_vddci, max_mclk_vddc;
2977 u32 max_sclk = 0, max_mclk = 0;
2978 int i;
2979
2980 if (rdev->family == CHIP_HAINAN) {
2981 if ((rdev->pdev->revision == 0x81) ||
2982 (rdev->pdev->revision == 0x83) ||
2983 (rdev->pdev->revision == 0xC3) ||
2984 (rdev->pdev->device == 0x6664) ||
2985 (rdev->pdev->device == 0x6665) ||
2986 (rdev->pdev->device == 0x6667)) {
2987 max_sclk = 75000;
2988 }
2989 if ((rdev->pdev->revision == 0xC3) ||
2990 (rdev->pdev->device == 0x6665)) {
2991 max_sclk = 60000;
2992 max_mclk = 80000;
2993 }
2994 } else if (rdev->family == CHIP_OLAND) {
2995 if ((rdev->pdev->revision == 0xC7) ||
2996 (rdev->pdev->revision == 0x80) ||
2997 (rdev->pdev->revision == 0x81) ||
2998 (rdev->pdev->revision == 0x83) ||
2999 (rdev->pdev->revision == 0x87) ||
3000 (rdev->pdev->device == 0x6604) ||
3001 (rdev->pdev->device == 0x6605)) {
3002 max_sclk = 75000;
3003 }
3004 }
3005
3006 if (rps->vce_active) {
3007 rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;
3008 rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
3009 si_get_vce_clock_voltage(rdev, rps->evclk, rps->ecclk,
3010 &min_vce_voltage);
3011 } else {
3012 rps->evclk = 0;
3013 rps->ecclk = 0;
3014 }
3015
3016 if ((rdev->pm.dpm.new_active_crtc_count > 1) ||
3017 ni_dpm_vblank_too_short(rdev))
3018 disable_mclk_switching = true;
3019
3020 if (rps->vclk || rps->dclk) {
3021 disable_mclk_switching = true;
3022 disable_sclk_switching = true;
3023 }
3024
3025 if (rdev->pm.dpm.ac_power)
3026 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
3027 else
3028 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;
3029
3030 for (i = ps->performance_level_count - 2; i >= 0; i--) {
3031 if (ps->performance_levels[i].vddc > ps->performance_levels[i+1].vddc)
3032 ps->performance_levels[i].vddc = ps->performance_levels[i+1].vddc;
3033 }
3034 if (rdev->pm.dpm.ac_power == false) {
3035 for (i = 0; i < ps->performance_level_count; i++) {
3036 if (ps->performance_levels[i].mclk > max_limits->mclk)
3037 ps->performance_levels[i].mclk = max_limits->mclk;
3038 if (ps->performance_levels[i].sclk > max_limits->sclk)
3039 ps->performance_levels[i].sclk = max_limits->sclk;
3040 if (ps->performance_levels[i].vddc > max_limits->vddc)
3041 ps->performance_levels[i].vddc = max_limits->vddc;
3042 if (ps->performance_levels[i].vddci > max_limits->vddci)
3043 ps->performance_levels[i].vddci = max_limits->vddci;
3044 }
3045 }
3046
3047 /* limit clocks to max supported clocks based on voltage dependency tables */
3048 btc_get_max_clock_from_voltage_dependency_table(&rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk,
3049 &max_sclk_vddc);
3050 btc_get_max_clock_from_voltage_dependency_table(&rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,
3051 &max_mclk_vddci);
3052 btc_get_max_clock_from_voltage_dependency_table(&rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,
3053 &max_mclk_vddc);
3054
3055 for (i = 0; i < ps->performance_level_count; i++) {
3056 if (max_sclk_vddc) {
3057 if (ps->performance_levels[i].sclk > max_sclk_vddc)
3058 ps->performance_levels[i].sclk = max_sclk_vddc;
3059 }
3060 if (max_mclk_vddci) {
3061 if (ps->performance_levels[i].mclk > max_mclk_vddci)
3062 ps->performance_levels[i].mclk = max_mclk_vddci;
3063 }
3064 if (max_mclk_vddc) {
3065 if (ps->performance_levels[i].mclk > max_mclk_vddc)
3066 ps->performance_levels[i].mclk = max_mclk_vddc;
3067 }
3068 if (max_mclk) {
3069 if (ps->performance_levels[i].mclk > max_mclk)
3070 ps->performance_levels[i].mclk = max_mclk;
3071 }
3072 if (max_sclk) {
3073 if (ps->performance_levels[i].sclk > max_sclk)
3074 ps->performance_levels[i].sclk = max_sclk;
3075 }
3076 }
3077
3078 /* XXX validate the min clocks required for display */
3079
3080 if (disable_mclk_switching) {
3081 mclk = ps->performance_levels[ps->performance_level_count - 1].mclk;
3082 vddci = ps->performance_levels[ps->performance_level_count - 1].vddci;
3083 } else {
3084 mclk = ps->performance_levels[0].mclk;
3085 vddci = ps->performance_levels[0].vddci;
3086 }
3087
3088 if (disable_sclk_switching) {
3089 sclk = ps->performance_levels[ps->performance_level_count - 1].sclk;
3090 vddc = ps->performance_levels[ps->performance_level_count - 1].vddc;
3091 } else {
3092 sclk = ps->performance_levels[0].sclk;
3093 vddc = ps->performance_levels[0].vddc;
3094 }
3095
3096 if (rps->vce_active) {
3097 if (sclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk)
3098 sclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk;
3099 if (mclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk)
3100 mclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk;
3101 }
3102
3103 /* adjusted low state */
3104 ps->performance_levels[0].sclk = sclk;
3105 ps->performance_levels[0].mclk = mclk;
3106 ps->performance_levels[0].vddc = vddc;
3107 ps->performance_levels[0].vddci = vddci;
3108
3109 if (disable_sclk_switching) {
3110 sclk = ps->performance_levels[0].sclk;
3111 for (i = 1; i < ps->performance_level_count; i++) {
3112 if (sclk < ps->performance_levels[i].sclk)
3113 sclk = ps->performance_levels[i].sclk;
3114 }
3115 for (i = 0; i < ps->performance_level_count; i++) {
3116 ps->performance_levels[i].sclk = sclk;
3117 ps->performance_levels[i].vddc = vddc;
3118 }
3119 } else {
3120 for (i = 1; i < ps->performance_level_count; i++) {
3121 if (ps->performance_levels[i].sclk < ps->performance_levels[i - 1].sclk)
3122 ps->performance_levels[i].sclk = ps->performance_levels[i - 1].sclk;
3123 if (ps->performance_levels[i].vddc < ps->performance_levels[i - 1].vddc)
3124 ps->performance_levels[i].vddc = ps->performance_levels[i - 1].vddc;
3125 }
3126 }
3127
3128 if (disable_mclk_switching) {
3129 mclk = ps->performance_levels[0].mclk;
3130 for (i = 1; i < ps->performance_level_count; i++) {
3131 if (mclk < ps->performance_levels[i].mclk)
3132 mclk = ps->performance_levels[i].mclk;
3133 }
3134 for (i = 0; i < ps->performance_level_count; i++) {
3135 ps->performance_levels[i].mclk = mclk;
3136 ps->performance_levels[i].vddci = vddci;
3137 }
3138 } else {
3139 for (i = 1; i < ps->performance_level_count; i++) {
3140 if (ps->performance_levels[i].mclk < ps->performance_levels[i - 1].mclk)
3141 ps->performance_levels[i].mclk = ps->performance_levels[i - 1].mclk;
3142 if (ps->performance_levels[i].vddci < ps->performance_levels[i - 1].vddci)
3143 ps->performance_levels[i].vddci = ps->performance_levels[i - 1].vddci;
3144 }
3145 }
3146
3147 for (i = 0; i < ps->performance_level_count; i++)
3148 btc_adjust_clock_combinations(rdev, max_limits,
3149 &ps->performance_levels[i]);
3150
3151 for (i = 0; i < ps->performance_level_count; i++) {
3152 if (ps->performance_levels[i].vddc < min_vce_voltage)
3153 ps->performance_levels[i].vddc = min_vce_voltage;
3154 btc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk,
3155 ps->performance_levels[i].sclk,
3156 max_limits->vddc, &ps->performance_levels[i].vddc);
3157 btc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,
3158 ps->performance_levels[i].mclk,
3159 max_limits->vddci, &ps->performance_levels[i].vddci);
3160 btc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,
3161 ps->performance_levels[i].mclk,
3162 max_limits->vddc, &ps->performance_levels[i].vddc);
3163 btc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk,
3164 rdev->clock.current_dispclk,
3165 max_limits->vddc, &ps->performance_levels[i].vddc);
3166 }
3167
3168 for (i = 0; i < ps->performance_level_count; i++) {
3169 btc_apply_voltage_delta_rules(rdev,
3170 max_limits->vddc, max_limits->vddci,
3171 &ps->performance_levels[i].vddc,
3172 &ps->performance_levels[i].vddci);
3173 }
3174
3175 ps->dc_compatible = true;
3176 for (i = 0; i < ps->performance_level_count; i++) {
3177 if (ps->performance_levels[i].vddc > rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc)
3178 ps->dc_compatible = false;
3179 }
3180 }
3181
3182 #if 0
3183 static int si_read_smc_soft_register(struct radeon_device *rdev,
3184 u16 reg_offset, u32 *value)
3185 {
3186 struct si_power_info *si_pi = si_get_pi(rdev);
3187
3188 return si_read_smc_sram_dword(rdev,
3189 si_pi->soft_regs_start + reg_offset, value,
3190 si_pi->sram_end);
3191 }
3192 #endif
3193
3194 static int si_write_smc_soft_register(struct radeon_device *rdev,
3195 u16 reg_offset, u32 value)
3196 {
3197 struct si_power_info *si_pi = si_get_pi(rdev);
3198
3199 return si_write_smc_sram_dword(rdev,
3200 si_pi->soft_regs_start + reg_offset,
3201 value, si_pi->sram_end);
3202 }
3203
3204 static bool si_is_special_1gb_platform(struct radeon_device *rdev)
3205 {
3206 bool ret = false;
3207 u32 tmp, width, row, column, bank, density;
3208 bool is_memory_gddr5, is_special;
3209
3210 tmp = RREG32(MC_SEQ_MISC0);
3211 is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE == ((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT));
3212 is_special = (MC_SEQ_MISC0_REV_ID_VALUE == ((tmp & MC_SEQ_MISC0_REV_ID_MASK) >> MC_SEQ_MISC0_REV_ID_SHIFT))
3213 & (MC_SEQ_MISC0_VEN_ID_VALUE == ((tmp & MC_SEQ_MISC0_VEN_ID_MASK) >> MC_SEQ_MISC0_VEN_ID_SHIFT));
3214
3215 WREG32(MC_SEQ_IO_DEBUG_INDEX, 0xb);
3216 width = ((RREG32(MC_SEQ_IO_DEBUG_DATA) >> 1) & 1) ? 16 : 32;
3217
3218 tmp = RREG32(MC_ARB_RAMCFG);
3219 row = ((tmp & NOOFROWS_MASK) >> NOOFROWS_SHIFT) + 10;
3220 column = ((tmp & NOOFCOLS_MASK) >> NOOFCOLS_SHIFT) + 8;
3221 bank = ((tmp & NOOFBANK_MASK) >> NOOFBANK_SHIFT) + 2;
3222
3223 density = (1 << (row + column - 20 + bank)) * width;
3224
3225 if ((rdev->pdev->device == 0x6819) &&
3226 is_memory_gddr5 && is_special && (density == 0x400))
3227 ret = true;
3228
3229 return ret;
3230 }
3231
3232 static void si_get_leakage_vddc(struct radeon_device *rdev)
3233 {
3234 struct si_power_info *si_pi = si_get_pi(rdev);
3235 u16 vddc, count = 0;
3236 int i, ret;
3237
3238 for (i = 0; i < SISLANDS_MAX_LEAKAGE_COUNT; i++) {
3239 ret = radeon_atom_get_leakage_vddc_based_on_leakage_idx(rdev, &vddc, SISLANDS_LEAKAGE_INDEX0 + i);
3240
3241 if (!ret && (vddc > 0) && (vddc != (SISLANDS_LEAKAGE_INDEX0 + i))) {
3242 si_pi->leakage_voltage.entries[count].voltage = vddc;
3243 si_pi->leakage_voltage.entries[count].leakage_index =
3244 SISLANDS_LEAKAGE_INDEX0 + i;
3245 count++;
3246 }
3247 }
3248 si_pi->leakage_voltage.count = count;
3249 }
3250
3251 static int si_get_leakage_voltage_from_leakage_index(struct radeon_device *rdev,
3252 u32 index, u16 *leakage_voltage)
3253 {
3254 struct si_power_info *si_pi = si_get_pi(rdev);
3255 int i;
3256
3257 if (leakage_voltage == NULL)
3258 return -EINVAL;
3259
3260 if ((index & 0xff00) != 0xff00)
3261 return -EINVAL;
3262
3263 if ((index & 0xff) > SISLANDS_MAX_LEAKAGE_COUNT + 1)
3264 return -EINVAL;
3265
3266 if (index < SISLANDS_LEAKAGE_INDEX0)
3267 return -EINVAL;
3268
3269 for (i = 0; i < si_pi->leakage_voltage.count; i++) {
3270 if (si_pi->leakage_voltage.entries[i].leakage_index == index) {
3271 *leakage_voltage = si_pi->leakage_voltage.entries[i].voltage;
3272 return 0;
3273 }
3274 }
3275 return -EAGAIN;
3276 }
3277
3278 static void si_set_dpm_event_sources(struct radeon_device *rdev, u32 sources)
3279 {
3280 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3281 bool want_thermal_protection;
3282 enum radeon_dpm_event_src dpm_event_src;
3283
3284 switch (sources) {
3285 case 0:
3286 default:
3287 want_thermal_protection = false;
3288 break;
3289 case (1 << RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL):
3290 want_thermal_protection = true;
3291 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGITAL;
3292 break;
3293 case (1 << RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL):
3294 want_thermal_protection = true;
3295 dpm_event_src = RADEON_DPM_EVENT_SRC_EXTERNAL;
3296 break;
3297 case ((1 << RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL) |
3298 (1 << RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL)):
3299 want_thermal_protection = true;
3300 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL;
3301 break;
3302 }
3303
3304 if (want_thermal_protection) {
3305 WREG32_P(CG_THERMAL_CTRL, DPM_EVENT_SRC(dpm_event_src), ~DPM_EVENT_SRC_MASK);
3306 if (pi->thermal_protection)
3307 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS);
3308 } else {
3309 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS);
3310 }
3311 }
3312
3313 static void si_enable_auto_throttle_source(struct radeon_device *rdev,
3314 enum radeon_dpm_auto_throttle_src source,
3315 bool enable)
3316 {
3317 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3318
3319 if (enable) {
3320 if (!(pi->active_auto_throttle_sources & (1 << source))) {
3321 pi->active_auto_throttle_sources |= 1 << source;
3322 si_set_dpm_event_sources(rdev, pi->active_auto_throttle_sources);
3323 }
3324 } else {
3325 if (pi->active_auto_throttle_sources & (1 << source)) {
3326 pi->active_auto_throttle_sources &= ~(1 << source);
3327 si_set_dpm_event_sources(rdev, pi->active_auto_throttle_sources);
3328 }
3329 }
3330 }
3331
3332 static void si_start_dpm(struct radeon_device *rdev)
3333 {
3334 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN);
3335 }
3336
3337 static void si_stop_dpm(struct radeon_device *rdev)
3338 {
3339 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN);
3340 }
3341
3342 static void si_enable_sclk_control(struct radeon_device *rdev, bool enable)
3343 {
3344 if (enable)
3345 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~SCLK_PWRMGT_OFF);
3346 else
3347 WREG32_P(SCLK_PWRMGT_CNTL, SCLK_PWRMGT_OFF, ~SCLK_PWRMGT_OFF);
3348
3349 }
3350
3351 #if 0
3352 static int si_notify_hardware_of_thermal_state(struct radeon_device *rdev,
3353 u32 thermal_level)
3354 {
3355 PPSMC_Result ret;
3356
3357 if (thermal_level == 0) {
3358 ret = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableThermalInterrupt);
3359 if (ret == PPSMC_Result_OK)
3360 return 0;
3361 else
3362 return -EINVAL;
3363 }
3364 return 0;
3365 }
3366
3367 static void si_notify_hardware_vpu_recovery_event(struct radeon_device *rdev)
3368 {
3369 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_tdr_is_about_to_happen, true);
3370 }
3371 #endif
3372
3373 #if 0
3374 static int si_notify_hw_of_powersource(struct radeon_device *rdev, bool ac_power)
3375 {
3376 if (ac_power)
3377 return (si_send_msg_to_smc(rdev, PPSMC_MSG_RunningOnAC) == PPSMC_Result_OK) ?
3378 0 : -EINVAL;
3379
3380 return 0;
3381 }
3382 #endif
3383
3384 static PPSMC_Result si_send_msg_to_smc_with_parameter(struct radeon_device *rdev,
3385 PPSMC_Msg msg, u32 parameter)
3386 {
3387 WREG32(SMC_SCRATCH0, parameter);
3388 return si_send_msg_to_smc(rdev, msg);
3389 }
3390
3391 static int si_restrict_performance_levels_before_switch(struct radeon_device *rdev)
3392 {
3393 if (si_send_msg_to_smc(rdev, PPSMC_MSG_NoForcedLevel) != PPSMC_Result_OK)
3394 return -EINVAL;
3395
3396 return (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 1) == PPSMC_Result_OK) ?
3397 0 : -EINVAL;
3398 }
3399
3400 int si_dpm_force_performance_level(struct radeon_device *rdev,
3401 enum radeon_dpm_forced_level level)
3402 {
3403 struct radeon_ps *rps = rdev->pm.dpm.current_ps;
3404 struct ni_ps *ps = ni_get_ps(rps);
3405 u32 levels = ps->performance_level_count;
3406
3407 if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {
3408 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, levels) != PPSMC_Result_OK)
3409 return -EINVAL;
3410
3411 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 1) != PPSMC_Result_OK)
3412 return -EINVAL;
3413 } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {
3414 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 0) != PPSMC_Result_OK)
3415 return -EINVAL;
3416
3417 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 1) != PPSMC_Result_OK)
3418 return -EINVAL;
3419 } else if (level == RADEON_DPM_FORCED_LEVEL_AUTO) {
3420 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 0) != PPSMC_Result_OK)
3421 return -EINVAL;
3422
3423 if (si_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, levels) != PPSMC_Result_OK)
3424 return -EINVAL;
3425 }
3426
3427 rdev->pm.dpm.forced_level = level;
3428
3429 return 0;
3430 }
3431
3432 #if 0
3433 static int si_set_boot_state(struct radeon_device *rdev)
3434 {
3435 return (si_send_msg_to_smc(rdev, PPSMC_MSG_SwitchToInitialState) == PPSMC_Result_OK) ?
3436 0 : -EINVAL;
3437 }
3438 #endif
3439
3440 static int si_set_sw_state(struct radeon_device *rdev)
3441 {
3442 return (si_send_msg_to_smc(rdev, PPSMC_MSG_SwitchToSwState) == PPSMC_Result_OK) ?
3443 0 : -EINVAL;
3444 }
3445
3446 static int si_halt_smc(struct radeon_device *rdev)
3447 {
3448 if (si_send_msg_to_smc(rdev, PPSMC_MSG_Halt) != PPSMC_Result_OK)
3449 return -EINVAL;
3450
3451 return (si_wait_for_smc_inactive(rdev) == PPSMC_Result_OK) ?
3452 0 : -EINVAL;
3453 }
3454
3455 static int si_resume_smc(struct radeon_device *rdev)
3456 {
3457 if (si_send_msg_to_smc(rdev, PPSMC_FlushDataCache) != PPSMC_Result_OK)
3458 return -EINVAL;
3459
3460 return (si_send_msg_to_smc(rdev, PPSMC_MSG_Resume) == PPSMC_Result_OK) ?
3461 0 : -EINVAL;
3462 }
3463
3464 static void si_dpm_start_smc(struct radeon_device *rdev)
3465 {
3466 si_program_jump_on_start(rdev);
3467 si_start_smc(rdev);
3468 si_start_smc_clock(rdev);
3469 }
3470
3471 static void si_dpm_stop_smc(struct radeon_device *rdev)
3472 {
3473 si_reset_smc(rdev);
3474 si_stop_smc_clock(rdev);
3475 }
3476
3477 static int si_process_firmware_header(struct radeon_device *rdev)
3478 {
3479 struct si_power_info *si_pi = si_get_pi(rdev);
3480 u32 tmp;
3481 int ret;
3482
3483 ret = si_read_smc_sram_dword(rdev,
3484 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3485 SISLANDS_SMC_FIRMWARE_HEADER_stateTable,
3486 &tmp, si_pi->sram_end);
3487 if (ret)
3488 return ret;
3489
3490 si_pi->state_table_start = tmp;
3491
3492 ret = si_read_smc_sram_dword(rdev,
3493 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3494 SISLANDS_SMC_FIRMWARE_HEADER_softRegisters,
3495 &tmp, si_pi->sram_end);
3496 if (ret)
3497 return ret;
3498
3499 si_pi->soft_regs_start = tmp;
3500
3501 ret = si_read_smc_sram_dword(rdev,
3502 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3503 SISLANDS_SMC_FIRMWARE_HEADER_mcRegisterTable,
3504 &tmp, si_pi->sram_end);
3505 if (ret)
3506 return ret;
3507
3508 si_pi->mc_reg_table_start = tmp;
3509
3510 ret = si_read_smc_sram_dword(rdev,
3511 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3512 SISLANDS_SMC_FIRMWARE_HEADER_fanTable,
3513 &tmp, si_pi->sram_end);
3514 if (ret)
3515 return ret;
3516
3517 si_pi->fan_table_start = tmp;
3518
3519 ret = si_read_smc_sram_dword(rdev,
3520 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3521 SISLANDS_SMC_FIRMWARE_HEADER_mcArbDramAutoRefreshTable,
3522 &tmp, si_pi->sram_end);
3523 if (ret)
3524 return ret;
3525
3526 si_pi->arb_table_start = tmp;
3527
3528 ret = si_read_smc_sram_dword(rdev,
3529 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3530 SISLANDS_SMC_FIRMWARE_HEADER_CacConfigTable,
3531 &tmp, si_pi->sram_end);
3532 if (ret)
3533 return ret;
3534
3535 si_pi->cac_table_start = tmp;
3536
3537 ret = si_read_smc_sram_dword(rdev,
3538 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3539 SISLANDS_SMC_FIRMWARE_HEADER_DteConfiguration,
3540 &tmp, si_pi->sram_end);
3541 if (ret)
3542 return ret;
3543
3544 si_pi->dte_table_start = tmp;
3545
3546 ret = si_read_smc_sram_dword(rdev,
3547 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3548 SISLANDS_SMC_FIRMWARE_HEADER_spllTable,
3549 &tmp, si_pi->sram_end);
3550 if (ret)
3551 return ret;
3552
3553 si_pi->spll_table_start = tmp;
3554
3555 ret = si_read_smc_sram_dword(rdev,
3556 SISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
3557 SISLANDS_SMC_FIRMWARE_HEADER_PAPMParameters,
3558 &tmp, si_pi->sram_end);
3559 if (ret)
3560 return ret;
3561
3562 si_pi->papm_cfg_table_start = tmp;
3563
3564 return ret;
3565 }
3566
3567 static void si_read_clock_registers(struct radeon_device *rdev)
3568 {
3569 struct si_power_info *si_pi = si_get_pi(rdev);
3570
3571 si_pi->clock_registers.cg_spll_func_cntl = RREG32(CG_SPLL_FUNC_CNTL);
3572 si_pi->clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2);
3573 si_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3);
3574 si_pi->clock_registers.cg_spll_func_cntl_4 = RREG32(CG_SPLL_FUNC_CNTL_4);
3575 si_pi->clock_registers.cg_spll_spread_spectrum = RREG32(CG_SPLL_SPREAD_SPECTRUM);
3576 si_pi->clock_registers.cg_spll_spread_spectrum_2 = RREG32(CG_SPLL_SPREAD_SPECTRUM_2);
3577 si_pi->clock_registers.dll_cntl = RREG32(DLL_CNTL);
3578 si_pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL);
3579 si_pi->clock_registers.mpll_ad_func_cntl = RREG32(MPLL_AD_FUNC_CNTL);
3580 si_pi->clock_registers.mpll_dq_func_cntl = RREG32(MPLL_DQ_FUNC_CNTL);
3581 si_pi->clock_registers.mpll_func_cntl = RREG32(MPLL_FUNC_CNTL);
3582 si_pi->clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1);
3583 si_pi->clock_registers.mpll_func_cntl_2 = RREG32(MPLL_FUNC_CNTL_2);
3584 si_pi->clock_registers.mpll_ss1 = RREG32(MPLL_SS1);
3585 si_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2);
3586 }
3587
3588 static void si_enable_thermal_protection(struct radeon_device *rdev,
3589 bool enable)
3590 {
3591 if (enable)
3592 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS);
3593 else
3594 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS);
3595 }
3596
3597 static void si_enable_acpi_power_management(struct radeon_device *rdev)
3598 {
3599 WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN);
3600 }
3601
3602 #if 0
3603 static int si_enter_ulp_state(struct radeon_device *rdev)
3604 {
3605 WREG32(SMC_MESSAGE_0, PPSMC_MSG_SwitchToMinimumPower);
3606
3607 udelay(25000);
3608
3609 return 0;
3610 }
3611
3612 static int si_exit_ulp_state(struct radeon_device *rdev)
3613 {
3614 int i;
3615
3616 WREG32(SMC_MESSAGE_0, PPSMC_MSG_ResumeFromMinimumPower);
3617
3618 udelay(7000);
3619
3620 for (i = 0; i < rdev->usec_timeout; i++) {
3621 if (RREG32(SMC_RESP_0) == 1)
3622 break;
3623 udelay(1000);
3624 }
3625
3626 return 0;
3627 }
3628 #endif
3629
3630 static int si_notify_smc_display_change(struct radeon_device *rdev,
3631 bool has_display)
3632 {
3633 PPSMC_Msg msg = has_display ?
3634 PPSMC_MSG_HasDisplay : PPSMC_MSG_NoDisplay;
3635
3636 return (si_send_msg_to_smc(rdev, msg) == PPSMC_Result_OK) ?
3637 0 : -EINVAL;
3638 }
3639
3640 static void si_program_response_times(struct radeon_device *rdev)
3641 {
3642 u32 voltage_response_time, acpi_delay_time, vbi_time_out;
3643 u32 vddc_dly, acpi_dly, vbi_dly;
3644 u32 reference_clock;
3645
3646 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_mvdd_chg_time, 1);
3647
3648 voltage_response_time = (u32)rdev->pm.dpm.voltage_response_time;
3649
3650 if (voltage_response_time == 0)
3651 voltage_response_time = 1000;
3652
3653 acpi_delay_time = 15000;
3654 vbi_time_out = 100000;
3655
3656 reference_clock = radeon_get_xclk(rdev);
3657
3658 vddc_dly = (voltage_response_time * reference_clock) / 100;
3659 acpi_dly = (acpi_delay_time * reference_clock) / 100;
3660 vbi_dly = (vbi_time_out * reference_clock) / 100;
3661
3662 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_delay_vreg, vddc_dly);
3663 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_delay_acpi, acpi_dly);
3664 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_mclk_chg_timeout, vbi_dly);
3665 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_mc_block_delay, 0xAA);
3666 }
3667
3668 static void si_program_ds_registers(struct radeon_device *rdev)
3669 {
3670 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
3671 u32 tmp = 1; /* XXX: 0x10 on tahiti A0 */
3672
3673 if (eg_pi->sclk_deep_sleep) {
3674 WREG32_P(MISC_CLK_CNTL, DEEP_SLEEP_CLK_SEL(tmp), ~DEEP_SLEEP_CLK_SEL_MASK);
3675 WREG32_P(CG_SPLL_AUTOSCALE_CNTL, AUTOSCALE_ON_SS_CLEAR,
3676 ~AUTOSCALE_ON_SS_CLEAR);
3677 }
3678 }
3679
3680 static void si_program_display_gap(struct radeon_device *rdev)
3681 {
3682 u32 tmp, pipe;
3683 int i;
3684
3685 tmp = RREG32(CG_DISPLAY_GAP_CNTL) & ~(DISP1_GAP_MASK | DISP2_GAP_MASK);
3686 if (rdev->pm.dpm.new_active_crtc_count > 0)
3687 tmp |= DISP1_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM);
3688 else
3689 tmp |= DISP1_GAP(R600_PM_DISPLAY_GAP_IGNORE);
3690
3691 if (rdev->pm.dpm.new_active_crtc_count > 1)
3692 tmp |= DISP2_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM);
3693 else
3694 tmp |= DISP2_GAP(R600_PM_DISPLAY_GAP_IGNORE);
3695
3696 WREG32(CG_DISPLAY_GAP_CNTL, tmp);
3697
3698 tmp = RREG32(DCCG_DISP_SLOW_SELECT_REG);
3699 pipe = (tmp & DCCG_DISP1_SLOW_SELECT_MASK) >> DCCG_DISP1_SLOW_SELECT_SHIFT;
3700
3701 if ((rdev->pm.dpm.new_active_crtc_count > 0) &&
3702 (!(rdev->pm.dpm.new_active_crtcs & (1 << pipe)))) {
3703 /* find the first active crtc */
3704 for (i = 0; i < rdev->num_crtc; i++) {
3705 if (rdev->pm.dpm.new_active_crtcs & (1 << i))
3706 break;
3707 }
3708 if (i == rdev->num_crtc)
3709 pipe = 0;
3710 else
3711 pipe = i;
3712
3713 tmp &= ~DCCG_DISP1_SLOW_SELECT_MASK;
3714 tmp |= DCCG_DISP1_SLOW_SELECT(pipe);
3715 WREG32(DCCG_DISP_SLOW_SELECT_REG, tmp);
3716 }
3717
3718 /* Setting this to false forces the performance state to low if the crtcs are disabled.
3719 * This can be a problem on PowerXpress systems or if you want to use the card
3720 * for offscreen rendering or compute if there are no crtcs enabled.
3721 */
3722 si_notify_smc_display_change(rdev, rdev->pm.dpm.new_active_crtc_count > 0);
3723 }
3724
3725 static void si_enable_spread_spectrum(struct radeon_device *rdev, bool enable)
3726 {
3727 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3728
3729 if (enable) {
3730 if (pi->sclk_ss)
3731 WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN);
3732 } else {
3733 WREG32_P(CG_SPLL_SPREAD_SPECTRUM, 0, ~SSEN);
3734 WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN);
3735 }
3736 }
3737
3738 static void si_setup_bsp(struct radeon_device *rdev)
3739 {
3740 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3741 u32 xclk = radeon_get_xclk(rdev);
3742
3743 r600_calculate_u_and_p(pi->asi,
3744 xclk,
3745 16,
3746 &pi->bsp,
3747 &pi->bsu);
3748
3749 r600_calculate_u_and_p(pi->pasi,
3750 xclk,
3751 16,
3752 &pi->pbsp,
3753 &pi->pbsu);
3754
3755
3756 pi->dsp = BSP(pi->bsp) | BSU(pi->bsu);
3757 pi->psp = BSP(pi->pbsp) | BSU(pi->pbsu);
3758
3759 WREG32(CG_BSP, pi->dsp);
3760 }
3761
3762 static void si_program_git(struct radeon_device *rdev)
3763 {
3764 WREG32_P(CG_GIT, CG_GICST(R600_GICST_DFLT), ~CG_GICST_MASK);
3765 }
3766
3767 static void si_program_tp(struct radeon_device *rdev)
3768 {
3769 int i;
3770 enum r600_td td = R600_TD_DFLT;
3771
3772 for (i = 0; i < R600_PM_NUMBER_OF_TC; i++)
3773 WREG32(CG_FFCT_0 + (i * 4), (UTC_0(r600_utc[i]) | DTC_0(r600_dtc[i])));
3774
3775 if (td == R600_TD_AUTO)
3776 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_FORCE_TREND_SEL);
3777 else
3778 WREG32_P(SCLK_PWRMGT_CNTL, FIR_FORCE_TREND_SEL, ~FIR_FORCE_TREND_SEL);
3779
3780 if (td == R600_TD_UP)
3781 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_TREND_MODE);
3782
3783 if (td == R600_TD_DOWN)
3784 WREG32_P(SCLK_PWRMGT_CNTL, FIR_TREND_MODE, ~FIR_TREND_MODE);
3785 }
3786
3787 static void si_program_tpp(struct radeon_device *rdev)
3788 {
3789 WREG32(CG_TPC, R600_TPC_DFLT);
3790 }
3791
3792 static void si_program_sstp(struct radeon_device *rdev)
3793 {
3794 WREG32(CG_SSP, (SSTU(R600_SSTU_DFLT) | SST(R600_SST_DFLT)));
3795 }
3796
3797 static void si_enable_display_gap(struct radeon_device *rdev)
3798 {
3799 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL);
3800
3801 tmp &= ~(DISP1_GAP_MASK | DISP2_GAP_MASK);
3802 tmp |= (DISP1_GAP(R600_PM_DISPLAY_GAP_IGNORE) |
3803 DISP2_GAP(R600_PM_DISPLAY_GAP_IGNORE));
3804
3805 tmp &= ~(DISP1_GAP_MCHG_MASK | DISP2_GAP_MCHG_MASK);
3806 tmp |= (DISP1_GAP_MCHG(R600_PM_DISPLAY_GAP_VBLANK) |
3807 DISP2_GAP_MCHG(R600_PM_DISPLAY_GAP_IGNORE));
3808 WREG32(CG_DISPLAY_GAP_CNTL, tmp);
3809 }
3810
3811 static void si_program_vc(struct radeon_device *rdev)
3812 {
3813 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3814
3815 WREG32(CG_FTV, pi->vrc);
3816 }
3817
3818 static void si_clear_vc(struct radeon_device *rdev)
3819 {
3820 WREG32(CG_FTV, 0);
3821 }
3822
3823 u8 si_get_ddr3_mclk_frequency_ratio(u32 memory_clock)
3824 {
3825 u8 mc_para_index;
3826
3827 if (memory_clock < 10000)
3828 mc_para_index = 0;
3829 else if (memory_clock >= 80000)
3830 mc_para_index = 0x0f;
3831 else
3832 mc_para_index = (u8)((memory_clock - 10000) / 5000 + 1);
3833 return mc_para_index;
3834 }
3835
3836 u8 si_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode)
3837 {
3838 u8 mc_para_index;
3839
3840 if (strobe_mode) {
3841 if (memory_clock < 12500)
3842 mc_para_index = 0x00;
3843 else if (memory_clock > 47500)
3844 mc_para_index = 0x0f;
3845 else
3846 mc_para_index = (u8)((memory_clock - 10000) / 2500);
3847 } else {
3848 if (memory_clock < 65000)
3849 mc_para_index = 0x00;
3850 else if (memory_clock > 135000)
3851 mc_para_index = 0x0f;
3852 else
3853 mc_para_index = (u8)((memory_clock - 60000) / 5000);
3854 }
3855 return mc_para_index;
3856 }
3857
3858 static u8 si_get_strobe_mode_settings(struct radeon_device *rdev, u32 mclk)
3859 {
3860 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3861 bool strobe_mode = false;
3862 u8 result = 0;
3863
3864 if (mclk <= pi->mclk_strobe_mode_threshold)
3865 strobe_mode = true;
3866
3867 if (pi->mem_gddr5)
3868 result = si_get_mclk_frequency_ratio(mclk, strobe_mode);
3869 else
3870 result = si_get_ddr3_mclk_frequency_ratio(mclk);
3871
3872 if (strobe_mode)
3873 result |= SISLANDS_SMC_STROBE_ENABLE;
3874
3875 return result;
3876 }
3877
3878 static int si_upload_firmware(struct radeon_device *rdev)
3879 {
3880 struct si_power_info *si_pi = si_get_pi(rdev);
3881 int ret;
3882
3883 si_reset_smc(rdev);
3884 si_stop_smc_clock(rdev);
3885
3886 ret = si_load_smc_ucode(rdev, si_pi->sram_end);
3887
3888 return ret;
3889 }
3890
3891 static bool si_validate_phase_shedding_tables(struct radeon_device *rdev,
3892 const struct atom_voltage_table *table,
3893 const struct radeon_phase_shedding_limits_table *limits)
3894 {
3895 u32 data, num_bits, num_levels;
3896
3897 if ((table == NULL) || (limits == NULL))
3898 return false;
3899
3900 data = table->mask_low;
3901
3902 num_bits = hweight32(data);
3903
3904 if (num_bits == 0)
3905 return false;
3906
3907 num_levels = (1 << num_bits);
3908
3909 if (table->count != num_levels)
3910 return false;
3911
3912 if (limits->count != (num_levels - 1))
3913 return false;
3914
3915 return true;
3916 }
3917
3918 void si_trim_voltage_table_to_fit_state_table(struct radeon_device *rdev,
3919 u32 max_voltage_steps,
3920 struct atom_voltage_table *voltage_table)
3921 {
3922 unsigned int i, diff;
3923
3924 if (voltage_table->count <= max_voltage_steps)
3925 return;
3926
3927 diff = voltage_table->count - max_voltage_steps;
3928
3929 for (i= 0; i < max_voltage_steps; i++)
3930 voltage_table->entries[i] = voltage_table->entries[i + diff];
3931
3932 voltage_table->count = max_voltage_steps;
3933 }
3934
3935 static int si_get_svi2_voltage_table(struct radeon_device *rdev,
3936 struct radeon_clock_voltage_dependency_table *voltage_dependency_table,
3937 struct atom_voltage_table *voltage_table)
3938 {
3939 u32 i;
3940
3941 if (voltage_dependency_table == NULL)
3942 return -EINVAL;
3943
3944 voltage_table->mask_low = 0;
3945 voltage_table->phase_delay = 0;
3946
3947 voltage_table->count = voltage_dependency_table->count;
3948 for (i = 0; i < voltage_table->count; i++) {
3949 voltage_table->entries[i].value = voltage_dependency_table->entries[i].v;
3950 voltage_table->entries[i].smio_low = 0;
3951 }
3952
3953 return 0;
3954 }
3955
3956 static int si_construct_voltage_tables(struct radeon_device *rdev)
3957 {
3958 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
3959 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
3960 struct si_power_info *si_pi = si_get_pi(rdev);
3961 int ret;
3962
3963 if (pi->voltage_control) {
3964 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDC,
3965 VOLTAGE_OBJ_GPIO_LUT, &eg_pi->vddc_voltage_table);
3966 if (ret)
3967 return ret;
3968
3969 if (eg_pi->vddc_voltage_table.count > SISLANDS_MAX_NO_VREG_STEPS)
3970 si_trim_voltage_table_to_fit_state_table(rdev,
3971 SISLANDS_MAX_NO_VREG_STEPS,
3972 &eg_pi->vddc_voltage_table);
3973 } else if (si_pi->voltage_control_svi2) {
3974 ret = si_get_svi2_voltage_table(rdev,
3975 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,
3976 &eg_pi->vddc_voltage_table);
3977 if (ret)
3978 return ret;
3979 } else {
3980 return -EINVAL;
3981 }
3982
3983 if (eg_pi->vddci_control) {
3984 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDCI,
3985 VOLTAGE_OBJ_GPIO_LUT, &eg_pi->vddci_voltage_table);
3986 if (ret)
3987 return ret;
3988
3989 if (eg_pi->vddci_voltage_table.count > SISLANDS_MAX_NO_VREG_STEPS)
3990 si_trim_voltage_table_to_fit_state_table(rdev,
3991 SISLANDS_MAX_NO_VREG_STEPS,
3992 &eg_pi->vddci_voltage_table);
3993 }
3994 if (si_pi->vddci_control_svi2) {
3995 ret = si_get_svi2_voltage_table(rdev,
3996 &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,
3997 &eg_pi->vddci_voltage_table);
3998 if (ret)
3999 return ret;
4000 }
4001
4002 if (pi->mvdd_control) {
4003 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_MVDDC,
4004 VOLTAGE_OBJ_GPIO_LUT, &si_pi->mvdd_voltage_table);
4005
4006 if (ret) {
4007 pi->mvdd_control = false;
4008 return ret;
4009 }
4010
4011 if (si_pi->mvdd_voltage_table.count == 0) {
4012 pi->mvdd_control = false;
4013 return -EINVAL;
4014 }
4015
4016 if (si_pi->mvdd_voltage_table.count > SISLANDS_MAX_NO_VREG_STEPS)
4017 si_trim_voltage_table_to_fit_state_table(rdev,
4018 SISLANDS_MAX_NO_VREG_STEPS,
4019 &si_pi->mvdd_voltage_table);
4020 }
4021
4022 if (si_pi->vddc_phase_shed_control) {
4023 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDC,
4024 VOLTAGE_OBJ_PHASE_LUT, &si_pi->vddc_phase_shed_table);
4025 if (ret)
4026 si_pi->vddc_phase_shed_control = false;
4027
4028 if ((si_pi->vddc_phase_shed_table.count == 0) ||
4029 (si_pi->vddc_phase_shed_table.count > SISLANDS_MAX_NO_VREG_STEPS))
4030 si_pi->vddc_phase_shed_control = false;
4031 }
4032
4033 return 0;
4034 }
4035
4036 static void si_populate_smc_voltage_table(struct radeon_device *rdev,
4037 const struct atom_voltage_table *voltage_table,
4038 SISLANDS_SMC_STATETABLE *table)
4039 {
4040 unsigned int i;
4041
4042 for (i = 0; i < voltage_table->count; i++)
4043 table->lowSMIO[i] |= cpu_to_be32(voltage_table->entries[i].smio_low);
4044 }
4045
4046 static int si_populate_smc_voltage_tables(struct radeon_device *rdev,
4047 SISLANDS_SMC_STATETABLE *table)
4048 {
4049 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4050 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
4051 struct si_power_info *si_pi = si_get_pi(rdev);
4052 u8 i;
4053
4054 if (si_pi->voltage_control_svi2) {
4055 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_svi_rework_gpio_id_svc,
4056 si_pi->svc_gpio_id);
4057 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_svi_rework_gpio_id_svd,
4058 si_pi->svd_gpio_id);
4059 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_svi_rework_plat_type,
4060 2);
4061 } else {
4062 if (eg_pi->vddc_voltage_table.count) {
4063 si_populate_smc_voltage_table(rdev, &eg_pi->vddc_voltage_table, table);
4064 table->voltageMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_VDDC] =
4065 cpu_to_be32(eg_pi->vddc_voltage_table.mask_low);
4066
4067 for (i = 0; i < eg_pi->vddc_voltage_table.count; i++) {
4068 if (pi->max_vddc_in_table <= eg_pi->vddc_voltage_table.entries[i].value) {
4069 table->maxVDDCIndexInPPTable = i;
4070 break;
4071 }
4072 }
4073 }
4074
4075 if (eg_pi->vddci_voltage_table.count) {
4076 si_populate_smc_voltage_table(rdev, &eg_pi->vddci_voltage_table, table);
4077
4078 table->voltageMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_VDDCI] =
4079 cpu_to_be32(eg_pi->vddci_voltage_table.mask_low);
4080 }
4081
4082
4083 if (si_pi->mvdd_voltage_table.count) {
4084 si_populate_smc_voltage_table(rdev, &si_pi->mvdd_voltage_table, table);
4085
4086 table->voltageMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_MVDD] =
4087 cpu_to_be32(si_pi->mvdd_voltage_table.mask_low);
4088 }
4089
4090 if (si_pi->vddc_phase_shed_control) {
4091 if (si_validate_phase_shedding_tables(rdev, &si_pi->vddc_phase_shed_table,
4092 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table)) {
4093 si_populate_smc_voltage_table(rdev, &si_pi->vddc_phase_shed_table, table);
4094
4095 table->phaseMaskTable.lowMask[SISLANDS_SMC_VOLTAGEMASK_VDDC_PHASE_SHEDDING] =
4096 cpu_to_be32(si_pi->vddc_phase_shed_table.mask_low);
4097
4098 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_phase_shedding_delay,
4099 (u32)si_pi->vddc_phase_shed_table.phase_delay);
4100 } else {
4101 si_pi->vddc_phase_shed_control = false;
4102 }
4103 }
4104 }
4105
4106 return 0;
4107 }
4108
4109 static int si_populate_voltage_value(struct radeon_device *rdev,
4110 const struct atom_voltage_table *table,
4111 u16 value, SISLANDS_SMC_VOLTAGE_VALUE *voltage)
4112 {
4113 unsigned int i;
4114
4115 for (i = 0; i < table->count; i++) {
4116 if (value <= table->entries[i].value) {
4117 voltage->index = (u8)i;
4118 voltage->value = cpu_to_be16(table->entries[i].value);
4119 break;
4120 }
4121 }
4122
4123 if (i >= table->count)
4124 return -EINVAL;
4125
4126 return 0;
4127 }
4128
4129 static int si_populate_mvdd_value(struct radeon_device *rdev, u32 mclk,
4130 SISLANDS_SMC_VOLTAGE_VALUE *voltage)
4131 {
4132 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4133 struct si_power_info *si_pi = si_get_pi(rdev);
4134
4135 if (pi->mvdd_control) {
4136 if (mclk <= pi->mvdd_split_frequency)
4137 voltage->index = 0;
4138 else
4139 voltage->index = (u8)(si_pi->mvdd_voltage_table.count) - 1;
4140
4141 voltage->value = cpu_to_be16(si_pi->mvdd_voltage_table.entries[voltage->index].value);
4142 }
4143 return 0;
4144 }
4145
4146 static int si_get_std_voltage_value(struct radeon_device *rdev,
4147 SISLANDS_SMC_VOLTAGE_VALUE *voltage,
4148 u16 *std_voltage)
4149 {
4150 u16 v_index;
4151 bool voltage_found = false;
4152 *std_voltage = be16_to_cpu(voltage->value);
4153
4154 if (rdev->pm.dpm.dyn_state.cac_leakage_table.entries) {
4155 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_NEW_CAC_VOLTAGE) {
4156 if (rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries == NULL)
4157 return -EINVAL;
4158
4159 for (v_index = 0; (u32)v_index < rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {
4160 if (be16_to_cpu(voltage->value) ==
4161 (u16)rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {
4162 voltage_found = true;
4163 if ((u32)v_index < rdev->pm.dpm.dyn_state.cac_leakage_table.count)
4164 *std_voltage =
4165 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[v_index].vddc;
4166 else
4167 *std_voltage =
4168 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[rdev->pm.dpm.dyn_state.cac_leakage_table.count-1].vddc;
4169 break;
4170 }
4171 }
4172
4173 if (!voltage_found) {
4174 for (v_index = 0; (u32)v_index < rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {
4175 if (be16_to_cpu(voltage->value) <=
4176 (u16)rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {
4177 voltage_found = true;
4178 if ((u32)v_index < rdev->pm.dpm.dyn_state.cac_leakage_table.count)
4179 *std_voltage =
4180 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[v_index].vddc;
4181 else
4182 *std_voltage =
4183 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[rdev->pm.dpm.dyn_state.cac_leakage_table.count-1].vddc;
4184 break;
4185 }
4186 }
4187 }
4188 } else {
4189 if ((u32)voltage->index < rdev->pm.dpm.dyn_state.cac_leakage_table.count)
4190 *std_voltage = rdev->pm.dpm.dyn_state.cac_leakage_table.entries[voltage->index].vddc;
4191 }
4192 }
4193
4194 return 0;
4195 }
4196
4197 static int si_populate_std_voltage_value(struct radeon_device *rdev,
4198 u16 value, u8 index,
4199 SISLANDS_SMC_VOLTAGE_VALUE *voltage)
4200 {
4201 voltage->index = index;
4202 voltage->value = cpu_to_be16(value);
4203
4204 return 0;
4205 }
4206
4207 static int si_populate_phase_shedding_value(struct radeon_device *rdev,
4208 const struct radeon_phase_shedding_limits_table *limits,
4209 u16 voltage, u32 sclk, u32 mclk,
4210 SISLANDS_SMC_VOLTAGE_VALUE *smc_voltage)
4211 {
4212 unsigned int i;
4213
4214 for (i = 0; i < limits->count; i++) {
4215 if ((voltage <= limits->entries[i].voltage) &&
4216 (sclk <= limits->entries[i].sclk) &&
4217 (mclk <= limits->entries[i].mclk))
4218 break;
4219 }
4220
4221 smc_voltage->phase_settings = (u8)i;
4222
4223 return 0;
4224 }
4225
4226 static int si_init_arb_table_index(struct radeon_device *rdev)
4227 {
4228 struct si_power_info *si_pi = si_get_pi(rdev);
4229 u32 tmp;
4230 int ret;
4231
4232 ret = si_read_smc_sram_dword(rdev, si_pi->arb_table_start, &tmp, si_pi->sram_end);
4233 if (ret)
4234 return ret;
4235
4236 tmp &= 0x00FFFFFF;
4237 tmp |= MC_CG_ARB_FREQ_F1 << 24;
4238
4239 return si_write_smc_sram_dword(rdev, si_pi->arb_table_start, tmp, si_pi->sram_end);
4240 }
4241
4242 static int si_initial_switch_from_arb_f0_to_f1(struct radeon_device *rdev)
4243 {
4244 return ni_copy_and_switch_arb_sets(rdev, MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);
4245 }
4246
4247 static int si_reset_to_default(struct radeon_device *rdev)
4248 {
4249 return (si_send_msg_to_smc(rdev, PPSMC_MSG_ResetToDefaults) == PPSMC_Result_OK) ?
4250 0 : -EINVAL;
4251 }
4252
4253 static int si_force_switch_to_arb_f0(struct radeon_device *rdev)
4254 {
4255 struct si_power_info *si_pi = si_get_pi(rdev);
4256 u32 tmp;
4257 int ret;
4258
4259 ret = si_read_smc_sram_dword(rdev, si_pi->arb_table_start,
4260 &tmp, si_pi->sram_end);
4261 if (ret)
4262 return ret;
4263
4264 tmp = (tmp >> 24) & 0xff;
4265
4266 if (tmp == MC_CG_ARB_FREQ_F0)
4267 return 0;
4268
4269 return ni_copy_and_switch_arb_sets(rdev, tmp, MC_CG_ARB_FREQ_F0);
4270 }
4271
4272 static u32 si_calculate_memory_refresh_rate(struct radeon_device *rdev,
4273 u32 engine_clock)
4274 {
4275 u32 dram_rows;
4276 u32 dram_refresh_rate;
4277 u32 mc_arb_rfsh_rate;
4278 u32 tmp = (RREG32(MC_ARB_RAMCFG) & NOOFROWS_MASK) >> NOOFROWS_SHIFT;
4279
4280 if (tmp >= 4)
4281 dram_rows = 16384;
4282 else
4283 dram_rows = 1 << (tmp + 10);
4284
4285 dram_refresh_rate = 1 << ((RREG32(MC_SEQ_MISC0) & 0x3) + 3);
4286 mc_arb_rfsh_rate = ((engine_clock * 10) * dram_refresh_rate / dram_rows - 32) / 64;
4287
4288 return mc_arb_rfsh_rate;
4289 }
4290
4291 static int si_populate_memory_timing_parameters(struct radeon_device *rdev,
4292 struct rv7xx_pl *pl,
4293 SMC_SIslands_MCArbDramTimingRegisterSet *arb_regs)
4294 {
4295 u32 dram_timing;
4296 u32 dram_timing2;
4297 u32 burst_time;
4298
4299 arb_regs->mc_arb_rfsh_rate =
4300 (u8)si_calculate_memory_refresh_rate(rdev, pl->sclk);
4301
4302 radeon_atom_set_engine_dram_timings(rdev,
4303 pl->sclk,
4304 pl->mclk);
4305
4306 dram_timing = RREG32(MC_ARB_DRAM_TIMING);
4307 dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);
4308 burst_time = RREG32(MC_ARB_BURST_TIME) & STATE0_MASK;
4309
4310 arb_regs->mc_arb_dram_timing = cpu_to_be32(dram_timing);
4311 arb_regs->mc_arb_dram_timing2 = cpu_to_be32(dram_timing2);
4312 arb_regs->mc_arb_burst_time = (u8)burst_time;
4313
4314 return 0;
4315 }
4316
4317 static int si_do_program_memory_timing_parameters(struct radeon_device *rdev,
4318 struct radeon_ps *radeon_state,
4319 unsigned int first_arb_set)
4320 {
4321 struct si_power_info *si_pi = si_get_pi(rdev);
4322 struct ni_ps *state = ni_get_ps(radeon_state);
4323 SMC_SIslands_MCArbDramTimingRegisterSet arb_regs = { 0 };
4324 int i, ret = 0;
4325
4326 for (i = 0; i < state->performance_level_count; i++) {
4327 ret = si_populate_memory_timing_parameters(rdev, &state->performance_levels[i], &arb_regs);
4328 if (ret)
4329 break;
4330 ret = si_copy_bytes_to_smc(rdev,
4331 si_pi->arb_table_start +
4332 offsetof(SMC_SIslands_MCArbDramTimingRegisters, data) +
4333 sizeof(SMC_SIslands_MCArbDramTimingRegisterSet) * (first_arb_set + i),
4334 (u8 *)&arb_regs,
4335 sizeof(SMC_SIslands_MCArbDramTimingRegisterSet),
4336 si_pi->sram_end);
4337 if (ret)
4338 break;
4339 }
4340
4341 return ret;
4342 }
4343
4344 static int si_program_memory_timing_parameters(struct radeon_device *rdev,
4345 struct radeon_ps *radeon_new_state)
4346 {
4347 return si_do_program_memory_timing_parameters(rdev, radeon_new_state,
4348 SISLANDS_DRIVER_STATE_ARB_INDEX);
4349 }
4350
4351 static int si_populate_initial_mvdd_value(struct radeon_device *rdev,
4352 struct SISLANDS_SMC_VOLTAGE_VALUE *voltage)
4353 {
4354 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4355 struct si_power_info *si_pi = si_get_pi(rdev);
4356
4357 if (pi->mvdd_control)
4358 return si_populate_voltage_value(rdev, &si_pi->mvdd_voltage_table,
4359 si_pi->mvdd_bootup_value, voltage);
4360
4361 return 0;
4362 }
4363
4364 static int si_populate_smc_initial_state(struct radeon_device *rdev,
4365 struct radeon_ps *radeon_initial_state,
4366 SISLANDS_SMC_STATETABLE *table)
4367 {
4368 struct ni_ps *initial_state = ni_get_ps(radeon_initial_state);
4369 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4370 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
4371 struct si_power_info *si_pi = si_get_pi(rdev);
4372 u32 reg;
4373 int ret;
4374
4375 table->initialState.levels[0].mclk.vDLL_CNTL =
4376 cpu_to_be32(si_pi->clock_registers.dll_cntl);
4377 table->initialState.levels[0].mclk.vMCLK_PWRMGT_CNTL =
4378 cpu_to_be32(si_pi->clock_registers.mclk_pwrmgt_cntl);
4379 table->initialState.levels[0].mclk.vMPLL_AD_FUNC_CNTL =
4380 cpu_to_be32(si_pi->clock_registers.mpll_ad_func_cntl);
4381 table->initialState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL =
4382 cpu_to_be32(si_pi->clock_registers.mpll_dq_func_cntl);
4383 table->initialState.levels[0].mclk.vMPLL_FUNC_CNTL =
4384 cpu_to_be32(si_pi->clock_registers.mpll_func_cntl);
4385 table->initialState.levels[0].mclk.vMPLL_FUNC_CNTL_1 =
4386 cpu_to_be32(si_pi->clock_registers.mpll_func_cntl_1);
4387 table->initialState.levels[0].mclk.vMPLL_FUNC_CNTL_2 =
4388 cpu_to_be32(si_pi->clock_registers.mpll_func_cntl_2);
4389 table->initialState.levels[0].mclk.vMPLL_SS =
4390 cpu_to_be32(si_pi->clock_registers.mpll_ss1);
4391 table->initialState.levels[0].mclk.vMPLL_SS2 =
4392 cpu_to_be32(si_pi->clock_registers.mpll_ss2);
4393
4394 table->initialState.levels[0].mclk.mclk_value =
4395 cpu_to_be32(initial_state->performance_levels[0].mclk);
4396
4397 table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL =
4398 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl);
4399 table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 =
4400 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_2);
4401 table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 =
4402 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_3);
4403 table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_4 =
4404 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_4);
4405 table->initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM =
4406 cpu_to_be32(si_pi->clock_registers.cg_spll_spread_spectrum);
4407 table->initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM_2 =
4408 cpu_to_be32(si_pi->clock_registers.cg_spll_spread_spectrum_2);
4409
4410 table->initialState.levels[0].sclk.sclk_value =
4411 cpu_to_be32(initial_state->performance_levels[0].sclk);
4412
4413 table->initialState.levels[0].arbRefreshState =
4414 SISLANDS_INITIAL_STATE_ARB_INDEX;
4415
4416 table->initialState.levels[0].ACIndex = 0;
4417
4418 ret = si_populate_voltage_value(rdev, &eg_pi->vddc_voltage_table,
4419 initial_state->performance_levels[0].vddc,
4420 &table->initialState.levels[0].vddc);
4421
4422 if (!ret) {
4423 u16 std_vddc;
4424
4425 ret = si_get_std_voltage_value(rdev,
4426 &table->initialState.levels[0].vddc,
4427 &std_vddc);
4428 if (!ret)
4429 si_populate_std_voltage_value(rdev, std_vddc,
4430 table->initialState.levels[0].vddc.index,
4431 &table->initialState.levels[0].std_vddc);
4432 }
4433
4434 if (eg_pi->vddci_control)
4435 si_populate_voltage_value(rdev,
4436 &eg_pi->vddci_voltage_table,
4437 initial_state->performance_levels[0].vddci,
4438 &table->initialState.levels[0].vddci);
4439
4440 if (si_pi->vddc_phase_shed_control)
4441 si_populate_phase_shedding_value(rdev,
4442 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table,
4443 initial_state->performance_levels[0].vddc,
4444 initial_state->performance_levels[0].sclk,
4445 initial_state->performance_levels[0].mclk,
4446 &table->initialState.levels[0].vddc);
4447
4448 si_populate_initial_mvdd_value(rdev, &table->initialState.levels[0].mvdd);
4449
4450 reg = CG_R(0xffff) | CG_L(0);
4451 table->initialState.levels[0].aT = cpu_to_be32(reg);
4452
4453 table->initialState.levels[0].bSP = cpu_to_be32(pi->dsp);
4454
4455 table->initialState.levels[0].gen2PCIE = (u8)si_pi->boot_pcie_gen;
4456
4457 if (pi->mem_gddr5) {
4458 table->initialState.levels[0].strobeMode =
4459 si_get_strobe_mode_settings(rdev,
4460 initial_state->performance_levels[0].mclk);
4461
4462 if (initial_state->performance_levels[0].mclk > pi->mclk_edc_enable_threshold)
4463 table->initialState.levels[0].mcFlags = SISLANDS_SMC_MC_EDC_RD_FLAG | SISLANDS_SMC_MC_EDC_WR_FLAG;
4464 else
4465 table->initialState.levels[0].mcFlags = 0;
4466 }
4467
4468 table->initialState.levelCount = 1;
4469
4470 table->initialState.flags |= PPSMC_SWSTATE_FLAG_DC;
4471
4472 table->initialState.levels[0].dpm2.MaxPS = 0;
4473 table->initialState.levels[0].dpm2.NearTDPDec = 0;
4474 table->initialState.levels[0].dpm2.AboveSafeInc = 0;
4475 table->initialState.levels[0].dpm2.BelowSafeInc = 0;
4476 table->initialState.levels[0].dpm2.PwrEfficiencyRatio = 0;
4477
4478 reg = MIN_POWER_MASK | MAX_POWER_MASK;
4479 table->initialState.levels[0].SQPowerThrottle = cpu_to_be32(reg);
4480
4481 reg = MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
4482 table->initialState.levels[0].SQPowerThrottle_2 = cpu_to_be32(reg);
4483
4484 return 0;
4485 }
4486
4487 static int si_populate_smc_acpi_state(struct radeon_device *rdev,
4488 SISLANDS_SMC_STATETABLE *table)
4489 {
4490 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4491 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
4492 struct si_power_info *si_pi = si_get_pi(rdev);
4493 u32 spll_func_cntl = si_pi->clock_registers.cg_spll_func_cntl;
4494 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2;
4495 u32 spll_func_cntl_3 = si_pi->clock_registers.cg_spll_func_cntl_3;
4496 u32 spll_func_cntl_4 = si_pi->clock_registers.cg_spll_func_cntl_4;
4497 u32 dll_cntl = si_pi->clock_registers.dll_cntl;
4498 u32 mclk_pwrmgt_cntl = si_pi->clock_registers.mclk_pwrmgt_cntl;
4499 u32 mpll_ad_func_cntl = si_pi->clock_registers.mpll_ad_func_cntl;
4500 u32 mpll_dq_func_cntl = si_pi->clock_registers.mpll_dq_func_cntl;
4501 u32 mpll_func_cntl = si_pi->clock_registers.mpll_func_cntl;
4502 u32 mpll_func_cntl_1 = si_pi->clock_registers.mpll_func_cntl_1;
4503 u32 mpll_func_cntl_2 = si_pi->clock_registers.mpll_func_cntl_2;
4504 u32 reg;
4505 int ret;
4506
4507 table->ACPIState = table->initialState;
4508
4509 table->ACPIState.flags &= ~PPSMC_SWSTATE_FLAG_DC;
4510
4511 if (pi->acpi_vddc) {
4512 ret = si_populate_voltage_value(rdev, &eg_pi->vddc_voltage_table,
4513 pi->acpi_vddc, &table->ACPIState.levels[0].vddc);
4514 if (!ret) {
4515 u16 std_vddc;
4516
4517 ret = si_get_std_voltage_value(rdev,
4518 &table->ACPIState.levels[0].vddc, &std_vddc);
4519 if (!ret)
4520 si_populate_std_voltage_value(rdev, std_vddc,
4521 table->ACPIState.levels[0].vddc.index,
4522 &table->ACPIState.levels[0].std_vddc);
4523 }
4524 table->ACPIState.levels[0].gen2PCIE = si_pi->acpi_pcie_gen;
4525
4526 if (si_pi->vddc_phase_shed_control) {
4527 si_populate_phase_shedding_value(rdev,
4528 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table,
4529 pi->acpi_vddc,
4530 0,
4531 0,
4532 &table->ACPIState.levels[0].vddc);
4533 }
4534 } else {
4535 ret = si_populate_voltage_value(rdev, &eg_pi->vddc_voltage_table,
4536 pi->min_vddc_in_table, &table->ACPIState.levels[0].vddc);
4537 if (!ret) {
4538 u16 std_vddc;
4539
4540 ret = si_get_std_voltage_value(rdev,
4541 &table->ACPIState.levels[0].vddc, &std_vddc);
4542
4543 if (!ret)
4544 si_populate_std_voltage_value(rdev, std_vddc,
4545 table->ACPIState.levels[0].vddc.index,
4546 &table->ACPIState.levels[0].std_vddc);
4547 }
4548 table->ACPIState.levels[0].gen2PCIE = (u8)r600_get_pcie_gen_support(rdev,
4549 si_pi->sys_pcie_mask,
4550 si_pi->boot_pcie_gen,
4551 RADEON_PCIE_GEN1);
4552
4553 if (si_pi->vddc_phase_shed_control)
4554 si_populate_phase_shedding_value(rdev,
4555 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table,
4556 pi->min_vddc_in_table,
4557 0,
4558 0,
4559 &table->ACPIState.levels[0].vddc);
4560 }
4561
4562 if (pi->acpi_vddc) {
4563 if (eg_pi->acpi_vddci)
4564 si_populate_voltage_value(rdev, &eg_pi->vddci_voltage_table,
4565 eg_pi->acpi_vddci,
4566 &table->ACPIState.levels[0].vddci);
4567 }
4568
4569 mclk_pwrmgt_cntl |= MRDCK0_RESET | MRDCK1_RESET;
4570 mclk_pwrmgt_cntl &= ~(MRDCK0_PDNB | MRDCK1_PDNB);
4571
4572 dll_cntl &= ~(MRDCK0_BYPASS | MRDCK1_BYPASS);
4573
4574 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK;
4575 spll_func_cntl_2 |= SCLK_MUX_SEL(4);
4576
4577 table->ACPIState.levels[0].mclk.vDLL_CNTL =
4578 cpu_to_be32(dll_cntl);
4579 table->ACPIState.levels[0].mclk.vMCLK_PWRMGT_CNTL =
4580 cpu_to_be32(mclk_pwrmgt_cntl);
4581 table->ACPIState.levels[0].mclk.vMPLL_AD_FUNC_CNTL =
4582 cpu_to_be32(mpll_ad_func_cntl);
4583 table->ACPIState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL =
4584 cpu_to_be32(mpll_dq_func_cntl);
4585 table->ACPIState.levels[0].mclk.vMPLL_FUNC_CNTL =
4586 cpu_to_be32(mpll_func_cntl);
4587 table->ACPIState.levels[0].mclk.vMPLL_FUNC_CNTL_1 =
4588 cpu_to_be32(mpll_func_cntl_1);
4589 table->ACPIState.levels[0].mclk.vMPLL_FUNC_CNTL_2 =
4590 cpu_to_be32(mpll_func_cntl_2);
4591 table->ACPIState.levels[0].mclk.vMPLL_SS =
4592 cpu_to_be32(si_pi->clock_registers.mpll_ss1);
4593 table->ACPIState.levels[0].mclk.vMPLL_SS2 =
4594 cpu_to_be32(si_pi->clock_registers.mpll_ss2);
4595
4596 table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL =
4597 cpu_to_be32(spll_func_cntl);
4598 table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 =
4599 cpu_to_be32(spll_func_cntl_2);
4600 table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 =
4601 cpu_to_be32(spll_func_cntl_3);
4602 table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_4 =
4603 cpu_to_be32(spll_func_cntl_4);
4604
4605 table->ACPIState.levels[0].mclk.mclk_value = 0;
4606 table->ACPIState.levels[0].sclk.sclk_value = 0;
4607
4608 si_populate_mvdd_value(rdev, 0, &table->ACPIState.levels[0].mvdd);
4609
4610 if (eg_pi->dynamic_ac_timing)
4611 table->ACPIState.levels[0].ACIndex = 0;
4612
4613 table->ACPIState.levels[0].dpm2.MaxPS = 0;
4614 table->ACPIState.levels[0].dpm2.NearTDPDec = 0;
4615 table->ACPIState.levels[0].dpm2.AboveSafeInc = 0;
4616 table->ACPIState.levels[0].dpm2.BelowSafeInc = 0;
4617 table->ACPIState.levels[0].dpm2.PwrEfficiencyRatio = 0;
4618
4619 reg = MIN_POWER_MASK | MAX_POWER_MASK;
4620 table->ACPIState.levels[0].SQPowerThrottle = cpu_to_be32(reg);
4621
4622 reg = MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
4623 table->ACPIState.levels[0].SQPowerThrottle_2 = cpu_to_be32(reg);
4624
4625 return 0;
4626 }
4627
4628 static int si_populate_ulv_state(struct radeon_device *rdev,
4629 SISLANDS_SMC_SWSTATE *state)
4630 {
4631 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
4632 struct si_power_info *si_pi = si_get_pi(rdev);
4633 struct si_ulv_param *ulv = &si_pi->ulv;
4634 u32 sclk_in_sr = 1350; /* ??? */
4635 int ret;
4636
4637 ret = si_convert_power_level_to_smc(rdev, &ulv->pl,
4638 &state->levels[0]);
4639 if (!ret) {
4640 if (eg_pi->sclk_deep_sleep) {
4641 if (sclk_in_sr <= SCLK_MIN_DEEPSLEEP_FREQ)
4642 state->levels[0].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_BYPASS;
4643 else
4644 state->levels[0].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE;
4645 }
4646 if (ulv->one_pcie_lane_in_ulv)
4647 state->flags |= PPSMC_SWSTATE_FLAG_PCIE_X1;
4648 state->levels[0].arbRefreshState = (u8)(SISLANDS_ULV_STATE_ARB_INDEX);
4649 state->levels[0].ACIndex = 1;
4650 state->levels[0].std_vddc = state->levels[0].vddc;
4651 state->levelCount = 1;
4652
4653 state->flags |= PPSMC_SWSTATE_FLAG_DC;
4654 }
4655
4656 return ret;
4657 }
4658
4659 static int si_program_ulv_memory_timing_parameters(struct radeon_device *rdev)
4660 {
4661 struct si_power_info *si_pi = si_get_pi(rdev);
4662 struct si_ulv_param *ulv = &si_pi->ulv;
4663 SMC_SIslands_MCArbDramTimingRegisterSet arb_regs = { 0 };
4664 int ret;
4665
4666 ret = si_populate_memory_timing_parameters(rdev, &ulv->pl,
4667 &arb_regs);
4668 if (ret)
4669 return ret;
4670
4671 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_ulv_volt_change_delay,
4672 ulv->volt_change_delay);
4673
4674 ret = si_copy_bytes_to_smc(rdev,
4675 si_pi->arb_table_start +
4676 offsetof(SMC_SIslands_MCArbDramTimingRegisters, data) +
4677 sizeof(SMC_SIslands_MCArbDramTimingRegisterSet) * SISLANDS_ULV_STATE_ARB_INDEX,
4678 (u8 *)&arb_regs,
4679 sizeof(SMC_SIslands_MCArbDramTimingRegisterSet),
4680 si_pi->sram_end);
4681
4682 return ret;
4683 }
4684
4685 static void si_get_mvdd_configuration(struct radeon_device *rdev)
4686 {
4687 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4688
4689 pi->mvdd_split_frequency = 30000;
4690 }
4691
4692 static int si_init_smc_table(struct radeon_device *rdev)
4693 {
4694 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4695 struct si_power_info *si_pi = si_get_pi(rdev);
4696 struct radeon_ps *radeon_boot_state = rdev->pm.dpm.boot_ps;
4697 const struct si_ulv_param *ulv = &si_pi->ulv;
4698 SISLANDS_SMC_STATETABLE *table = &si_pi->smc_statetable;
4699 int ret;
4700 u32 lane_width;
4701 u32 vr_hot_gpio;
4702
4703 si_populate_smc_voltage_tables(rdev, table);
4704
4705 switch (rdev->pm.int_thermal_type) {
4706 case THERMAL_TYPE_SI:
4707 case THERMAL_TYPE_EMC2103_WITH_INTERNAL:
4708 table->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_INTERNAL;
4709 break;
4710 case THERMAL_TYPE_NONE:
4711 table->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_NONE;
4712 break;
4713 default:
4714 table->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL;
4715 break;
4716 }
4717
4718 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_HARDWAREDC)
4719 table->systemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;
4720
4721 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_REGULATOR_HOT) {
4722 if ((rdev->pdev->device != 0x6818) && (rdev->pdev->device != 0x6819))
4723 table->systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT;
4724 }
4725
4726 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_STEPVDDC)
4727 table->systemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;
4728
4729 if (pi->mem_gddr5)
4730 table->systemFlags |= PPSMC_SYSTEMFLAG_GDDR5;
4731
4732 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_REVERT_GPIO5_POLARITY)
4733 table->extraFlags |= PPSMC_EXTRAFLAGS_AC2DC_GPIO5_POLARITY_HIGH;
4734
4735 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_VRHOT_GPIO_CONFIGURABLE) {
4736 table->systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT_PROG_GPIO;
4737 vr_hot_gpio = rdev->pm.dpm.backbias_response_time;
4738 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_vr_hot_gpio,
4739 vr_hot_gpio);
4740 }
4741
4742 ret = si_populate_smc_initial_state(rdev, radeon_boot_state, table);
4743 if (ret)
4744 return ret;
4745
4746 ret = si_populate_smc_acpi_state(rdev, table);
4747 if (ret)
4748 return ret;
4749
4750 table->driverState = table->initialState;
4751
4752 ret = si_do_program_memory_timing_parameters(rdev, radeon_boot_state,
4753 SISLANDS_INITIAL_STATE_ARB_INDEX);
4754 if (ret)
4755 return ret;
4756
4757 if (ulv->supported && ulv->pl.vddc) {
4758 ret = si_populate_ulv_state(rdev, &table->ULVState);
4759 if (ret)
4760 return ret;
4761
4762 ret = si_program_ulv_memory_timing_parameters(rdev);
4763 if (ret)
4764 return ret;
4765
4766 WREG32(CG_ULV_CONTROL, ulv->cg_ulv_control);
4767 WREG32(CG_ULV_PARAMETER, ulv->cg_ulv_parameter);
4768
4769 lane_width = radeon_get_pcie_lanes(rdev);
4770 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width);
4771 } else {
4772 table->ULVState = table->initialState;
4773 }
4774
4775 return si_copy_bytes_to_smc(rdev, si_pi->state_table_start,
4776 (u8 *)table, sizeof(SISLANDS_SMC_STATETABLE),
4777 si_pi->sram_end);
4778 }
4779
4780 static int si_calculate_sclk_params(struct radeon_device *rdev,
4781 u32 engine_clock,
4782 SISLANDS_SMC_SCLK_VALUE *sclk)
4783 {
4784 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4785 struct si_power_info *si_pi = si_get_pi(rdev);
4786 struct atom_clock_dividers dividers;
4787 u32 spll_func_cntl = si_pi->clock_registers.cg_spll_func_cntl;
4788 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2;
4789 u32 spll_func_cntl_3 = si_pi->clock_registers.cg_spll_func_cntl_3;
4790 u32 spll_func_cntl_4 = si_pi->clock_registers.cg_spll_func_cntl_4;
4791 u32 cg_spll_spread_spectrum = si_pi->clock_registers.cg_spll_spread_spectrum;
4792 u32 cg_spll_spread_spectrum_2 = si_pi->clock_registers.cg_spll_spread_spectrum_2;
4793 u64 tmp;
4794 u32 reference_clock = rdev->clock.spll.reference_freq;
4795 u32 reference_divider;
4796 u32 fbdiv;
4797 int ret;
4798
4799 ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,
4800 engine_clock, false, &dividers);
4801 if (ret)
4802 return ret;
4803
4804 reference_divider = 1 + dividers.ref_div;
4805
4806 tmp = (u64) engine_clock * reference_divider * dividers.post_div * 16384;
4807 do_div(tmp, reference_clock);
4808 fbdiv = (u32) tmp;
4809
4810 spll_func_cntl &= ~(SPLL_PDIV_A_MASK | SPLL_REF_DIV_MASK);
4811 spll_func_cntl |= SPLL_REF_DIV(dividers.ref_div);
4812 spll_func_cntl |= SPLL_PDIV_A(dividers.post_div);
4813
4814 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK;
4815 spll_func_cntl_2 |= SCLK_MUX_SEL(2);
4816
4817 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK;
4818 spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);
4819 spll_func_cntl_3 |= SPLL_DITHEN;
4820
4821 if (pi->sclk_ss) {
4822 struct radeon_atom_ss ss;
4823 u32 vco_freq = engine_clock * dividers.post_div;
4824
4825 if (radeon_atombios_get_asic_ss_info(rdev, &ss,
4826 ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
4827 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
4828 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000);
4829
4830 cg_spll_spread_spectrum &= ~CLK_S_MASK;
4831 cg_spll_spread_spectrum |= CLK_S(clk_s);
4832 cg_spll_spread_spectrum |= SSEN;
4833
4834 cg_spll_spread_spectrum_2 &= ~CLK_V_MASK;
4835 cg_spll_spread_spectrum_2 |= CLK_V(clk_v);
4836 }
4837 }
4838
4839 sclk->sclk_value = engine_clock;
4840 sclk->vCG_SPLL_FUNC_CNTL = spll_func_cntl;
4841 sclk->vCG_SPLL_FUNC_CNTL_2 = spll_func_cntl_2;
4842 sclk->vCG_SPLL_FUNC_CNTL_3 = spll_func_cntl_3;
4843 sclk->vCG_SPLL_FUNC_CNTL_4 = spll_func_cntl_4;
4844 sclk->vCG_SPLL_SPREAD_SPECTRUM = cg_spll_spread_spectrum;
4845 sclk->vCG_SPLL_SPREAD_SPECTRUM_2 = cg_spll_spread_spectrum_2;
4846
4847 return 0;
4848 }
4849
4850 static int si_populate_sclk_value(struct radeon_device *rdev,
4851 u32 engine_clock,
4852 SISLANDS_SMC_SCLK_VALUE *sclk)
4853 {
4854 SISLANDS_SMC_SCLK_VALUE sclk_tmp;
4855 int ret;
4856
4857 ret = si_calculate_sclk_params(rdev, engine_clock, &sclk_tmp);
4858 if (!ret) {
4859 sclk->sclk_value = cpu_to_be32(sclk_tmp.sclk_value);
4860 sclk->vCG_SPLL_FUNC_CNTL = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL);
4861 sclk->vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_2);
4862 sclk->vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_3);
4863 sclk->vCG_SPLL_FUNC_CNTL_4 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_4);
4864 sclk->vCG_SPLL_SPREAD_SPECTRUM = cpu_to_be32(sclk_tmp.vCG_SPLL_SPREAD_SPECTRUM);
4865 sclk->vCG_SPLL_SPREAD_SPECTRUM_2 = cpu_to_be32(sclk_tmp.vCG_SPLL_SPREAD_SPECTRUM_2);
4866 }
4867
4868 return ret;
4869 }
4870
4871 static int si_populate_mclk_value(struct radeon_device *rdev,
4872 u32 engine_clock,
4873 u32 memory_clock,
4874 SISLANDS_SMC_MCLK_VALUE *mclk,
4875 bool strobe_mode,
4876 bool dll_state_on)
4877 {
4878 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4879 struct si_power_info *si_pi = si_get_pi(rdev);
4880 u32 dll_cntl = si_pi->clock_registers.dll_cntl;
4881 u32 mclk_pwrmgt_cntl = si_pi->clock_registers.mclk_pwrmgt_cntl;
4882 u32 mpll_ad_func_cntl = si_pi->clock_registers.mpll_ad_func_cntl;
4883 u32 mpll_dq_func_cntl = si_pi->clock_registers.mpll_dq_func_cntl;
4884 u32 mpll_func_cntl = si_pi->clock_registers.mpll_func_cntl;
4885 u32 mpll_func_cntl_1 = si_pi->clock_registers.mpll_func_cntl_1;
4886 u32 mpll_func_cntl_2 = si_pi->clock_registers.mpll_func_cntl_2;
4887 u32 mpll_ss1 = si_pi->clock_registers.mpll_ss1;
4888 u32 mpll_ss2 = si_pi->clock_registers.mpll_ss2;
4889 struct atom_mpll_param mpll_param;
4890 int ret;
4891
4892 ret = radeon_atom_get_memory_pll_dividers(rdev, memory_clock, strobe_mode, &mpll_param);
4893 if (ret)
4894 return ret;
4895
4896 mpll_func_cntl &= ~BWCTRL_MASK;
4897 mpll_func_cntl |= BWCTRL(mpll_param.bwcntl);
4898
4899 mpll_func_cntl_1 &= ~(CLKF_MASK | CLKFRAC_MASK | VCO_MODE_MASK);
4900 mpll_func_cntl_1 |= CLKF(mpll_param.clkf) |
4901 CLKFRAC(mpll_param.clkfrac) | VCO_MODE(mpll_param.vco_mode);
4902
4903 mpll_ad_func_cntl &= ~YCLK_POST_DIV_MASK;
4904 mpll_ad_func_cntl |= YCLK_POST_DIV(mpll_param.post_div);
4905
4906 if (pi->mem_gddr5) {
4907 mpll_dq_func_cntl &= ~(YCLK_SEL_MASK | YCLK_POST_DIV_MASK);
4908 mpll_dq_func_cntl |= YCLK_SEL(mpll_param.yclk_sel) |
4909 YCLK_POST_DIV(mpll_param.post_div);
4910 }
4911
4912 if (pi->mclk_ss) {
4913 struct radeon_atom_ss ss;
4914 u32 freq_nom;
4915 u32 tmp;
4916 u32 reference_clock = rdev->clock.mpll.reference_freq;
4917
4918 if (pi->mem_gddr5)
4919 freq_nom = memory_clock * 4;
4920 else
4921 freq_nom = memory_clock * 2;
4922
4923 tmp = freq_nom / reference_clock;
4924 tmp = tmp * tmp;
4925 if (radeon_atombios_get_asic_ss_info(rdev, &ss,
4926 ASIC_INTERNAL_MEMORY_SS, freq_nom)) {
4927 u32 clks = reference_clock * 5 / ss.rate;
4928 u32 clkv = (u32)((((131 * ss.percentage * ss.rate) / 100) * tmp) / freq_nom);
4929
4930 mpll_ss1 &= ~CLKV_MASK;
4931 mpll_ss1 |= CLKV(clkv);
4932
4933 mpll_ss2 &= ~CLKS_MASK;
4934 mpll_ss2 |= CLKS(clks);
4935 }
4936 }
4937
4938 mclk_pwrmgt_cntl &= ~DLL_SPEED_MASK;
4939 mclk_pwrmgt_cntl |= DLL_SPEED(mpll_param.dll_speed);
4940
4941 if (dll_state_on)
4942 mclk_pwrmgt_cntl |= MRDCK0_PDNB | MRDCK1_PDNB;
4943 else
4944 mclk_pwrmgt_cntl &= ~(MRDCK0_PDNB | MRDCK1_PDNB);
4945
4946 mclk->mclk_value = cpu_to_be32(memory_clock);
4947 mclk->vMPLL_FUNC_CNTL = cpu_to_be32(mpll_func_cntl);
4948 mclk->vMPLL_FUNC_CNTL_1 = cpu_to_be32(mpll_func_cntl_1);
4949 mclk->vMPLL_FUNC_CNTL_2 = cpu_to_be32(mpll_func_cntl_2);
4950 mclk->vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl);
4951 mclk->vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl);
4952 mclk->vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);
4953 mclk->vDLL_CNTL = cpu_to_be32(dll_cntl);
4954 mclk->vMPLL_SS = cpu_to_be32(mpll_ss1);
4955 mclk->vMPLL_SS2 = cpu_to_be32(mpll_ss2);
4956
4957 return 0;
4958 }
4959
4960 static void si_populate_smc_sp(struct radeon_device *rdev,
4961 struct radeon_ps *radeon_state,
4962 SISLANDS_SMC_SWSTATE *smc_state)
4963 {
4964 struct ni_ps *ps = ni_get_ps(radeon_state);
4965 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4966 int i;
4967
4968 for (i = 0; i < ps->performance_level_count - 1; i++)
4969 smc_state->levels[i].bSP = cpu_to_be32(pi->dsp);
4970
4971 smc_state->levels[ps->performance_level_count - 1].bSP =
4972 cpu_to_be32(pi->psp);
4973 }
4974
4975 static int si_convert_power_level_to_smc(struct radeon_device *rdev,
4976 struct rv7xx_pl *pl,
4977 SISLANDS_SMC_HW_PERFORMANCE_LEVEL *level)
4978 {
4979 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
4980 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
4981 struct si_power_info *si_pi = si_get_pi(rdev);
4982 int ret;
4983 bool dll_state_on;
4984 u16 std_vddc;
4985 bool gmc_pg = false;
4986
4987 if (eg_pi->pcie_performance_request &&
4988 (si_pi->force_pcie_gen != RADEON_PCIE_GEN_INVALID))
4989 level->gen2PCIE = (u8)si_pi->force_pcie_gen;
4990 else
4991 level->gen2PCIE = (u8)pl->pcie_gen;
4992
4993 ret = si_populate_sclk_value(rdev, pl->sclk, &level->sclk);
4994 if (ret)
4995 return ret;
4996
4997 level->mcFlags = 0;
4998
4999 if (pi->mclk_stutter_mode_threshold &&
5000 (pl->mclk <= pi->mclk_stutter_mode_threshold) &&
5001 !eg_pi->uvd_enabled &&
5002 (RREG32(DPG_PIPE_STUTTER_CONTROL) & STUTTER_ENABLE) &&
5003 (rdev->pm.dpm.new_active_crtc_count <= 2)) {
5004 level->mcFlags |= SISLANDS_SMC_MC_STUTTER_EN;
5005
5006 if (gmc_pg)
5007 level->mcFlags |= SISLANDS_SMC_MC_PG_EN;
5008 }
5009
5010 if (pi->mem_gddr5) {
5011 if (pl->mclk > pi->mclk_edc_enable_threshold)
5012 level->mcFlags |= SISLANDS_SMC_MC_EDC_RD_FLAG;
5013
5014 if (pl->mclk > eg_pi->mclk_edc_wr_enable_threshold)
5015 level->mcFlags |= SISLANDS_SMC_MC_EDC_WR_FLAG;
5016
5017 level->strobeMode = si_get_strobe_mode_settings(rdev, pl->mclk);
5018
5019 if (level->strobeMode & SISLANDS_SMC_STROBE_ENABLE) {
5020 if (si_get_mclk_frequency_ratio(pl->mclk, true) >=
5021 ((RREG32(MC_SEQ_MISC7) >> 16) & 0xf))
5022 dll_state_on = ((RREG32(MC_SEQ_MISC5) >> 1) & 0x1) ? true : false;
5023 else
5024 dll_state_on = ((RREG32(MC_SEQ_MISC6) >> 1) & 0x1) ? true : false;
5025 } else {
5026 dll_state_on = false;
5027 }
5028 } else {
5029 level->strobeMode = si_get_strobe_mode_settings(rdev,
5030 pl->mclk);
5031
5032 dll_state_on = ((RREG32(MC_SEQ_MISC5) >> 1) & 0x1) ? true : false;
5033 }
5034
5035 ret = si_populate_mclk_value(rdev,
5036 pl->sclk,
5037 pl->mclk,
5038 &level->mclk,
5039 (level->strobeMode & SISLANDS_SMC_STROBE_ENABLE) != 0, dll_state_on);
5040 if (ret)
5041 return ret;
5042
5043 ret = si_populate_voltage_value(rdev,
5044 &eg_pi->vddc_voltage_table,
5045 pl->vddc, &level->vddc);
5046 if (ret)
5047 return ret;
5048
5049
5050 ret = si_get_std_voltage_value(rdev, &level->vddc, &std_vddc);
5051 if (ret)
5052 return ret;
5053
5054 ret = si_populate_std_voltage_value(rdev, std_vddc,
5055 level->vddc.index, &level->std_vddc);
5056 if (ret)
5057 return ret;
5058
5059 if (eg_pi->vddci_control) {
5060 ret = si_populate_voltage_value(rdev, &eg_pi->vddci_voltage_table,
5061 pl->vddci, &level->vddci);
5062 if (ret)
5063 return ret;
5064 }
5065
5066 if (si_pi->vddc_phase_shed_control) {
5067 ret = si_populate_phase_shedding_value(rdev,
5068 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table,
5069 pl->vddc,
5070 pl->sclk,
5071 pl->mclk,
5072 &level->vddc);
5073 if (ret)
5074 return ret;
5075 }
5076
5077 level->MaxPoweredUpCU = si_pi->max_cu;
5078
5079 ret = si_populate_mvdd_value(rdev, pl->mclk, &level->mvdd);
5080
5081 return ret;
5082 }
5083
5084 static int si_populate_smc_t(struct radeon_device *rdev,
5085 struct radeon_ps *radeon_state,
5086 SISLANDS_SMC_SWSTATE *smc_state)
5087 {
5088 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
5089 struct ni_ps *state = ni_get_ps(radeon_state);
5090 u32 a_t;
5091 u32 t_l, t_h;
5092 u32 high_bsp;
5093 int i, ret;
5094
5095 if (state->performance_level_count >= 9)
5096 return -EINVAL;
5097
5098 if (state->performance_level_count < 2) {
5099 a_t = CG_R(0xffff) | CG_L(0);
5100 smc_state->levels[0].aT = cpu_to_be32(a_t);
5101 return 0;
5102 }
5103
5104 smc_state->levels[0].aT = cpu_to_be32(0);
5105
5106 for (i = 0; i <= state->performance_level_count - 2; i++) {
5107 ret = r600_calculate_at(
5108 (50 / SISLANDS_MAX_HARDWARE_POWERLEVELS) * 100 * (i + 1),
5109 100 * R600_AH_DFLT,
5110 state->performance_levels[i + 1].sclk,
5111 state->performance_levels[i].sclk,
5112 &t_l,
5113 &t_h);
5114
5115 if (ret) {
5116 t_h = (i + 1) * 1000 - 50 * R600_AH_DFLT;
5117 t_l = (i + 1) * 1000 + 50 * R600_AH_DFLT;
5118 }
5119
5120 a_t = be32_to_cpu(smc_state->levels[i].aT) & ~CG_R_MASK;
5121 a_t |= CG_R(t_l * pi->bsp / 20000);
5122 smc_state->levels[i].aT = cpu_to_be32(a_t);
5123
5124 high_bsp = (i == state->performance_level_count - 2) ?
5125 pi->pbsp : pi->bsp;
5126 a_t = CG_R(0xffff) | CG_L(t_h * high_bsp / 20000);
5127 smc_state->levels[i + 1].aT = cpu_to_be32(a_t);
5128 }
5129
5130 return 0;
5131 }
5132
5133 static int si_disable_ulv(struct radeon_device *rdev)
5134 {
5135 struct si_power_info *si_pi = si_get_pi(rdev);
5136 struct si_ulv_param *ulv = &si_pi->ulv;
5137
5138 if (ulv->supported)
5139 return (si_send_msg_to_smc(rdev, PPSMC_MSG_DisableULV) == PPSMC_Result_OK) ?
5140 0 : -EINVAL;
5141
5142 return 0;
5143 }
5144
5145 static bool si_is_state_ulv_compatible(struct radeon_device *rdev,
5146 struct radeon_ps *radeon_state)
5147 {
5148 const struct si_power_info *si_pi = si_get_pi(rdev);
5149 const struct si_ulv_param *ulv = &si_pi->ulv;
5150 const struct ni_ps *state = ni_get_ps(radeon_state);
5151 int i;
5152
5153 if (state->performance_levels[0].mclk != ulv->pl.mclk)
5154 return false;
5155
5156 /* XXX validate against display requirements! */
5157
5158 for (i = 0; i < rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count; i++) {
5159 if (rdev->clock.current_dispclk <=
5160 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[i].clk) {
5161 if (ulv->pl.vddc <
5162 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[i].v)
5163 return false;
5164 }
5165 }
5166
5167 if ((radeon_state->vclk != 0) || (radeon_state->dclk != 0))
5168 return false;
5169
5170 return true;
5171 }
5172
5173 static int si_set_power_state_conditionally_enable_ulv(struct radeon_device *rdev,
5174 struct radeon_ps *radeon_new_state)
5175 {
5176 const struct si_power_info *si_pi = si_get_pi(rdev);
5177 const struct si_ulv_param *ulv = &si_pi->ulv;
5178
5179 if (ulv->supported) {
5180 if (si_is_state_ulv_compatible(rdev, radeon_new_state))
5181 return (si_send_msg_to_smc(rdev, PPSMC_MSG_EnableULV) == PPSMC_Result_OK) ?
5182 0 : -EINVAL;
5183 }
5184 return 0;
5185 }
5186
5187 static int si_convert_power_state_to_smc(struct radeon_device *rdev,
5188 struct radeon_ps *radeon_state,
5189 SISLANDS_SMC_SWSTATE *smc_state)
5190 {
5191 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
5192 struct ni_power_info *ni_pi = ni_get_pi(rdev);
5193 struct si_power_info *si_pi = si_get_pi(rdev);
5194 struct ni_ps *state = ni_get_ps(radeon_state);
5195 int i, ret;
5196 u32 threshold;
5197 u32 sclk_in_sr = 1350; /* ??? */
5198
5199 if (state->performance_level_count > SISLANDS_MAX_HARDWARE_POWERLEVELS)
5200 return -EINVAL;
5201
5202 threshold = state->performance_levels[state->performance_level_count-1].sclk * 100 / 100;
5203
5204 if (radeon_state->vclk && radeon_state->dclk) {
5205 eg_pi->uvd_enabled = true;
5206 if (eg_pi->smu_uvd_hs)
5207 smc_state->flags |= PPSMC_SWSTATE_FLAG_UVD;
5208 } else {
5209 eg_pi->uvd_enabled = false;
5210 }
5211
5212 if (state->dc_compatible)
5213 smc_state->flags |= PPSMC_SWSTATE_FLAG_DC;
5214
5215 smc_state->levelCount = 0;
5216 for (i = 0; i < state->performance_level_count; i++) {
5217 if (eg_pi->sclk_deep_sleep) {
5218 if ((i == 0) || si_pi->sclk_deep_sleep_above_low) {
5219 if (sclk_in_sr <= SCLK_MIN_DEEPSLEEP_FREQ)
5220 smc_state->levels[i].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_BYPASS;
5221 else
5222 smc_state->levels[i].stateFlags |= PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE;
5223 }
5224 }
5225
5226 ret = si_convert_power_level_to_smc(rdev, &state->performance_levels[i],
5227 &smc_state->levels[i]);
5228 smc_state->levels[i].arbRefreshState =
5229 (u8)(SISLANDS_DRIVER_STATE_ARB_INDEX + i);
5230
5231 if (ret)
5232 return ret;
5233
5234 if (ni_pi->enable_power_containment)
5235 smc_state->levels[i].displayWatermark =
5236 (state->performance_levels[i].sclk < threshold) ?
5237 PPSMC_DISPLAY_WATERMARK_LOW : PPSMC_DISPLAY_WATERMARK_HIGH;
5238 else
5239 smc_state->levels[i].displayWatermark = (i < 2) ?
5240 PPSMC_DISPLAY_WATERMARK_LOW : PPSMC_DISPLAY_WATERMARK_HIGH;
5241
5242 if (eg_pi->dynamic_ac_timing)
5243 smc_state->levels[i].ACIndex = SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT + i;
5244 else
5245 smc_state->levels[i].ACIndex = 0;
5246
5247 smc_state->levelCount++;
5248 }
5249
5250 si_write_smc_soft_register(rdev,
5251 SI_SMC_SOFT_REGISTER_watermark_threshold,
5252 threshold / 512);
5253
5254 si_populate_smc_sp(rdev, radeon_state, smc_state);
5255
5256 ret = si_populate_power_containment_values(rdev, radeon_state, smc_state);
5257 if (ret)
5258 ni_pi->enable_power_containment = false;
5259
5260 ret = si_populate_sq_ramping_values(rdev, radeon_state, smc_state);
5261 if (ret)
5262 ni_pi->enable_sq_ramping = false;
5263
5264 return si_populate_smc_t(rdev, radeon_state, smc_state);
5265 }
5266
5267 static int si_upload_sw_state(struct radeon_device *rdev,
5268 struct radeon_ps *radeon_new_state)
5269 {
5270 struct si_power_info *si_pi = si_get_pi(rdev);
5271 struct ni_ps *new_state = ni_get_ps(radeon_new_state);
5272 int ret;
5273 u32 address = si_pi->state_table_start +
5274 offsetof(SISLANDS_SMC_STATETABLE, driverState);
5275 u32 state_size = sizeof(SISLANDS_SMC_SWSTATE) +
5276 ((new_state->performance_level_count - 1) *
5277 sizeof(SISLANDS_SMC_HW_PERFORMANCE_LEVEL));
5278 SISLANDS_SMC_SWSTATE *smc_state = &si_pi->smc_statetable.driverState;
5279
5280 memset(smc_state, 0, state_size);
5281
5282 ret = si_convert_power_state_to_smc(rdev, radeon_new_state, smc_state);
5283 if (ret)
5284 return ret;
5285
5286 ret = si_copy_bytes_to_smc(rdev, address, (u8 *)smc_state,
5287 state_size, si_pi->sram_end);
5288
5289 return ret;
5290 }
5291
5292 static int si_upload_ulv_state(struct radeon_device *rdev)
5293 {
5294 struct si_power_info *si_pi = si_get_pi(rdev);
5295 struct si_ulv_param *ulv = &si_pi->ulv;
5296 int ret = 0;
5297
5298 if (ulv->supported && ulv->pl.vddc) {
5299 u32 address = si_pi->state_table_start +
5300 offsetof(SISLANDS_SMC_STATETABLE, ULVState);
5301 SISLANDS_SMC_SWSTATE *smc_state = &si_pi->smc_statetable.ULVState;
5302 u32 state_size = sizeof(SISLANDS_SMC_SWSTATE);
5303
5304 memset(smc_state, 0, state_size);
5305
5306 ret = si_populate_ulv_state(rdev, smc_state);
5307 if (!ret)
5308 ret = si_copy_bytes_to_smc(rdev, address, (u8 *)smc_state,
5309 state_size, si_pi->sram_end);
5310 }
5311
5312 return ret;
5313 }
5314
5315 static int si_upload_smc_data(struct radeon_device *rdev)
5316 {
5317 struct radeon_crtc *radeon_crtc = NULL;
5318 int i;
5319
5320 if (rdev->pm.dpm.new_active_crtc_count == 0)
5321 return 0;
5322
5323 for (i = 0; i < rdev->num_crtc; i++) {
5324 if (rdev->pm.dpm.new_active_crtcs & (1 << i)) {
5325 radeon_crtc = rdev->mode_info.crtcs[i];
5326 break;
5327 }
5328 }
5329
5330 if (radeon_crtc == NULL)
5331 return 0;
5332
5333 if (radeon_crtc->line_time <= 0)
5334 return 0;
5335
5336 if (si_write_smc_soft_register(rdev,
5337 SI_SMC_SOFT_REGISTER_crtc_index,
5338 radeon_crtc->crtc_id) != PPSMC_Result_OK)
5339 return 0;
5340
5341 if (si_write_smc_soft_register(rdev,
5342 SI_SMC_SOFT_REGISTER_mclk_change_block_cp_min,
5343 radeon_crtc->wm_high / radeon_crtc->line_time) != PPSMC_Result_OK)
5344 return 0;
5345
5346 if (si_write_smc_soft_register(rdev,
5347 SI_SMC_SOFT_REGISTER_mclk_change_block_cp_max,
5348 radeon_crtc->wm_low / radeon_crtc->line_time) != PPSMC_Result_OK)
5349 return 0;
5350
5351 return 0;
5352 }
5353
5354 static int si_set_mc_special_registers(struct radeon_device *rdev,
5355 struct si_mc_reg_table *table)
5356 {
5357 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
5358 u8 i, j, k;
5359 u32 temp_reg;
5360
5361 for (i = 0, j = table->last; i < table->last; i++) {
5362 if (j >= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5363 return -EINVAL;
5364 switch (table->mc_reg_address[i].s1 << 2) {
5365 case MC_SEQ_MISC1:
5366 temp_reg = RREG32(MC_PMG_CMD_EMRS);
5367 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2;
5368 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2;
5369 for (k = 0; k < table->num_entries; k++)
5370 table->mc_reg_table_entry[k].mc_data[j] =
5371 ((temp_reg & 0xffff0000)) |
5372 ((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16);
5373 j++;
5374 if (j >= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5375 return -EINVAL;
5376
5377 temp_reg = RREG32(MC_PMG_CMD_MRS);
5378 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2;
5379 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2;
5380 for (k = 0; k < table->num_entries; k++) {
5381 table->mc_reg_table_entry[k].mc_data[j] =
5382 (temp_reg & 0xffff0000) |
5383 (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
5384 if (!pi->mem_gddr5)
5385 table->mc_reg_table_entry[k].mc_data[j] |= 0x100;
5386 }
5387 j++;
5388 if (j >= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5389 return -EINVAL;
5390
5391 if (!pi->mem_gddr5) {
5392 table->mc_reg_address[j].s1 = MC_PMG_AUTO_CMD >> 2;
5393 table->mc_reg_address[j].s0 = MC_PMG_AUTO_CMD >> 2;
5394 for (k = 0; k < table->num_entries; k++)
5395 table->mc_reg_table_entry[k].mc_data[j] =
5396 (table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16;
5397 j++;
5398 if (j >= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5399 return -EINVAL;
5400 }
5401 break;
5402 case MC_SEQ_RESERVE_M:
5403 temp_reg = RREG32(MC_PMG_CMD_MRS1);
5404 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2;
5405 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2;
5406 for(k = 0; k < table->num_entries; k++)
5407 table->mc_reg_table_entry[k].mc_data[j] =
5408 (temp_reg & 0xffff0000) |
5409 (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
5410 j++;
5411 if (j >= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5412 return -EINVAL;
5413 break;
5414 default:
5415 break;
5416 }
5417 }
5418
5419 table->last = j;
5420
5421 return 0;
5422 }
5423
5424 static bool si_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg)
5425 {
5426 bool result = true;
5427
5428 switch (in_reg) {
5429 case MC_SEQ_RAS_TIMING >> 2:
5430 *out_reg = MC_SEQ_RAS_TIMING_LP >> 2;
5431 break;
5432 case MC_SEQ_CAS_TIMING >> 2:
5433 *out_reg = MC_SEQ_CAS_TIMING_LP >> 2;
5434 break;
5435 case MC_SEQ_MISC_TIMING >> 2:
5436 *out_reg = MC_SEQ_MISC_TIMING_LP >> 2;
5437 break;
5438 case MC_SEQ_MISC_TIMING2 >> 2:
5439 *out_reg = MC_SEQ_MISC_TIMING2_LP >> 2;
5440 break;
5441 case MC_SEQ_RD_CTL_D0 >> 2:
5442 *out_reg = MC_SEQ_RD_CTL_D0_LP >> 2;
5443 break;
5444 case MC_SEQ_RD_CTL_D1 >> 2:
5445 *out_reg = MC_SEQ_RD_CTL_D1_LP >> 2;
5446 break;
5447 case MC_SEQ_WR_CTL_D0 >> 2:
5448 *out_reg = MC_SEQ_WR_CTL_D0_LP >> 2;
5449 break;
5450 case MC_SEQ_WR_CTL_D1 >> 2:
5451 *out_reg = MC_SEQ_WR_CTL_D1_LP >> 2;
5452 break;
5453 case MC_PMG_CMD_EMRS >> 2:
5454 *out_reg = MC_SEQ_PMG_CMD_EMRS_LP >> 2;
5455 break;
5456 case MC_PMG_CMD_MRS >> 2:
5457 *out_reg = MC_SEQ_PMG_CMD_MRS_LP >> 2;
5458 break;
5459 case MC_PMG_CMD_MRS1 >> 2:
5460 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2;
5461 break;
5462 case MC_SEQ_PMG_TIMING >> 2:
5463 *out_reg = MC_SEQ_PMG_TIMING_LP >> 2;
5464 break;
5465 case MC_PMG_CMD_MRS2 >> 2:
5466 *out_reg = MC_SEQ_PMG_CMD_MRS2_LP >> 2;
5467 break;
5468 case MC_SEQ_WR_CTL_2 >> 2:
5469 *out_reg = MC_SEQ_WR_CTL_2_LP >> 2;
5470 break;
5471 default:
5472 result = false;
5473 break;
5474 }
5475
5476 return result;
5477 }
5478
5479 static void si_set_valid_flag(struct si_mc_reg_table *table)
5480 {
5481 u8 i, j;
5482
5483 for (i = 0; i < table->last; i++) {
5484 for (j = 1; j < table->num_entries; j++) {
5485 if (table->mc_reg_table_entry[j-1].mc_data[i] != table->mc_reg_table_entry[j].mc_data[i]) {
5486 table->valid_flag |= 1 << i;
5487 break;
5488 }
5489 }
5490 }
5491 }
5492
5493 static void si_set_s0_mc_reg_index(struct si_mc_reg_table *table)
5494 {
5495 u32 i;
5496 u16 address;
5497
5498 for (i = 0; i < table->last; i++)
5499 table->mc_reg_address[i].s0 = si_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ?
5500 address : table->mc_reg_address[i].s1;
5501
5502 }
5503
5504 static int si_copy_vbios_mc_reg_table(struct atom_mc_reg_table *table,
5505 struct si_mc_reg_table *si_table)
5506 {
5507 u8 i, j;
5508
5509 if (table->last > SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5510 return -EINVAL;
5511 if (table->num_entries > MAX_AC_TIMING_ENTRIES)
5512 return -EINVAL;
5513
5514 for (i = 0; i < table->last; i++)
5515 si_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1;
5516 si_table->last = table->last;
5517
5518 for (i = 0; i < table->num_entries; i++) {
5519 si_table->mc_reg_table_entry[i].mclk_max =
5520 table->mc_reg_table_entry[i].mclk_max;
5521 for (j = 0; j < table->last; j++) {
5522 si_table->mc_reg_table_entry[i].mc_data[j] =
5523 table->mc_reg_table_entry[i].mc_data[j];
5524 }
5525 }
5526 si_table->num_entries = table->num_entries;
5527
5528 return 0;
5529 }
5530
5531 static int si_initialize_mc_reg_table(struct radeon_device *rdev)
5532 {
5533 struct si_power_info *si_pi = si_get_pi(rdev);
5534 struct atom_mc_reg_table *table;
5535 struct si_mc_reg_table *si_table = &si_pi->mc_reg_table;
5536 u8 module_index = rv770_get_memory_module_index(rdev);
5537 int ret;
5538
5539 table = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL);
5540 if (!table)
5541 return -ENOMEM;
5542
5543 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING));
5544 WREG32(MC_SEQ_CAS_TIMING_LP, RREG32(MC_SEQ_CAS_TIMING));
5545 WREG32(MC_SEQ_MISC_TIMING_LP, RREG32(MC_SEQ_MISC_TIMING));
5546 WREG32(MC_SEQ_MISC_TIMING2_LP, RREG32(MC_SEQ_MISC_TIMING2));
5547 WREG32(MC_SEQ_PMG_CMD_EMRS_LP, RREG32(MC_PMG_CMD_EMRS));
5548 WREG32(MC_SEQ_PMG_CMD_MRS_LP, RREG32(MC_PMG_CMD_MRS));
5549 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1));
5550 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0));
5551 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1));
5552 WREG32(MC_SEQ_RD_CTL_D0_LP, RREG32(MC_SEQ_RD_CTL_D0));
5553 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1));
5554 WREG32(MC_SEQ_PMG_TIMING_LP, RREG32(MC_SEQ_PMG_TIMING));
5555 WREG32(MC_SEQ_PMG_CMD_MRS2_LP, RREG32(MC_PMG_CMD_MRS2));
5556 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2));
5557
5558 ret = radeon_atom_init_mc_reg_table(rdev, module_index, table);
5559 if (ret)
5560 goto init_mc_done;
5561
5562 ret = si_copy_vbios_mc_reg_table(table, si_table);
5563 if (ret)
5564 goto init_mc_done;
5565
5566 si_set_s0_mc_reg_index(si_table);
5567
5568 ret = si_set_mc_special_registers(rdev, si_table);
5569 if (ret)
5570 goto init_mc_done;
5571
5572 si_set_valid_flag(si_table);
5573
5574 init_mc_done:
5575 kfree(table);
5576
5577 return ret;
5578
5579 }
5580
5581 static void si_populate_mc_reg_addresses(struct radeon_device *rdev,
5582 SMC_SIslands_MCRegisters *mc_reg_table)
5583 {
5584 struct si_power_info *si_pi = si_get_pi(rdev);
5585 u32 i, j;
5586
5587 for (i = 0, j = 0; j < si_pi->mc_reg_table.last; j++) {
5588 if (si_pi->mc_reg_table.valid_flag & (1 << j)) {
5589 if (i >= SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE)
5590 break;
5591 mc_reg_table->address[i].s0 =
5592 cpu_to_be16(si_pi->mc_reg_table.mc_reg_address[j].s0);
5593 mc_reg_table->address[i].s1 =
5594 cpu_to_be16(si_pi->mc_reg_table.mc_reg_address[j].s1);
5595 i++;
5596 }
5597 }
5598 mc_reg_table->last = (u8)i;
5599 }
5600
5601 static void si_convert_mc_registers(const struct si_mc_reg_entry *entry,
5602 SMC_SIslands_MCRegisterSet *data,
5603 u32 num_entries, u32 valid_flag)
5604 {
5605 u32 i, j;
5606
5607 for(i = 0, j = 0; j < num_entries; j++) {
5608 if (valid_flag & (1 << j)) {
5609 data->value[i] = cpu_to_be32(entry->mc_data[j]);
5610 i++;
5611 }
5612 }
5613 }
5614
5615 static void si_convert_mc_reg_table_entry_to_smc(struct radeon_device *rdev,
5616 struct rv7xx_pl *pl,
5617 SMC_SIslands_MCRegisterSet *mc_reg_table_data)
5618 {
5619 struct si_power_info *si_pi = si_get_pi(rdev);
5620 u32 i = 0;
5621
5622 for (i = 0; i < si_pi->mc_reg_table.num_entries; i++) {
5623 if (pl->mclk <= si_pi->mc_reg_table.mc_reg_table_entry[i].mclk_max)
5624 break;
5625 }
5626
5627 if ((i == si_pi->mc_reg_table.num_entries) && (i > 0))
5628 --i;
5629
5630 si_convert_mc_registers(&si_pi->mc_reg_table.mc_reg_table_entry[i],
5631 mc_reg_table_data, si_pi->mc_reg_table.last,
5632 si_pi->mc_reg_table.valid_flag);
5633 }
5634
5635 static void si_convert_mc_reg_table_to_smc(struct radeon_device *rdev,
5636 struct radeon_ps *radeon_state,
5637 SMC_SIslands_MCRegisters *mc_reg_table)
5638 {
5639 struct ni_ps *state = ni_get_ps(radeon_state);
5640 int i;
5641
5642 for (i = 0; i < state->performance_level_count; i++) {
5643 si_convert_mc_reg_table_entry_to_smc(rdev,
5644 &state->performance_levels[i],
5645 &mc_reg_table->data[SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT + i]);
5646 }
5647 }
5648
5649 static int si_populate_mc_reg_table(struct radeon_device *rdev,
5650 struct radeon_ps *radeon_boot_state)
5651 {
5652 struct ni_ps *boot_state = ni_get_ps(radeon_boot_state);
5653 struct si_power_info *si_pi = si_get_pi(rdev);
5654 struct si_ulv_param *ulv = &si_pi->ulv;
5655 SMC_SIslands_MCRegisters *smc_mc_reg_table = &si_pi->smc_mc_reg_table;
5656
5657 memset(smc_mc_reg_table, 0, sizeof(SMC_SIslands_MCRegisters));
5658
5659 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_seq_index, 1);
5660
5661 si_populate_mc_reg_addresses(rdev, smc_mc_reg_table);
5662
5663 si_convert_mc_reg_table_entry_to_smc(rdev, &boot_state->performance_levels[0],
5664 &smc_mc_reg_table->data[SISLANDS_MCREGISTERTABLE_INITIAL_SLOT]);
5665
5666 si_convert_mc_registers(&si_pi->mc_reg_table.mc_reg_table_entry[0],
5667 &smc_mc_reg_table->data[SISLANDS_MCREGISTERTABLE_ACPI_SLOT],
5668 si_pi->mc_reg_table.last,
5669 si_pi->mc_reg_table.valid_flag);
5670
5671 if (ulv->supported && ulv->pl.vddc != 0)
5672 si_convert_mc_reg_table_entry_to_smc(rdev, &ulv->pl,
5673 &smc_mc_reg_table->data[SISLANDS_MCREGISTERTABLE_ULV_SLOT]);
5674 else
5675 si_convert_mc_registers(&si_pi->mc_reg_table.mc_reg_table_entry[0],
5676 &smc_mc_reg_table->data[SISLANDS_MCREGISTERTABLE_ULV_SLOT],
5677 si_pi->mc_reg_table.last,
5678 si_pi->mc_reg_table.valid_flag);
5679
5680 si_convert_mc_reg_table_to_smc(rdev, radeon_boot_state, smc_mc_reg_table);
5681
5682 return si_copy_bytes_to_smc(rdev, si_pi->mc_reg_table_start,
5683 (u8 *)smc_mc_reg_table,
5684 sizeof(SMC_SIslands_MCRegisters), si_pi->sram_end);
5685 }
5686
5687 static int si_upload_mc_reg_table(struct radeon_device *rdev,
5688 struct radeon_ps *radeon_new_state)
5689 {
5690 struct ni_ps *new_state = ni_get_ps(radeon_new_state);
5691 struct si_power_info *si_pi = si_get_pi(rdev);
5692 u32 address = si_pi->mc_reg_table_start +
5693 offsetof(SMC_SIslands_MCRegisters,
5694 data[SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT]);
5695 SMC_SIslands_MCRegisters *smc_mc_reg_table = &si_pi->smc_mc_reg_table;
5696
5697 memset(smc_mc_reg_table, 0, sizeof(SMC_SIslands_MCRegisters));
5698
5699 si_convert_mc_reg_table_to_smc(rdev, radeon_new_state, smc_mc_reg_table);
5700
5701
5702 return si_copy_bytes_to_smc(rdev, address,
5703 (u8 *)&smc_mc_reg_table->data[SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT],
5704 sizeof(SMC_SIslands_MCRegisterSet) * new_state->performance_level_count,
5705 si_pi->sram_end);
5706
5707 }
5708
5709 static void si_enable_voltage_control(struct radeon_device *rdev, bool enable)
5710 {
5711 if (enable)
5712 WREG32_P(GENERAL_PWRMGT, VOLT_PWRMGT_EN, ~VOLT_PWRMGT_EN);
5713 else
5714 WREG32_P(GENERAL_PWRMGT, 0, ~VOLT_PWRMGT_EN);
5715 }
5716
5717 static enum radeon_pcie_gen si_get_maximum_link_speed(struct radeon_device *rdev,
5718 struct radeon_ps *radeon_state)
5719 {
5720 struct ni_ps *state = ni_get_ps(radeon_state);
5721 int i;
5722 u16 pcie_speed, max_speed = 0;
5723
5724 for (i = 0; i < state->performance_level_count; i++) {
5725 pcie_speed = state->performance_levels[i].pcie_gen;
5726 if (max_speed < pcie_speed)
5727 max_speed = pcie_speed;
5728 }
5729 return max_speed;
5730 }
5731
5732 static u16 si_get_current_pcie_speed(struct radeon_device *rdev)
5733 {
5734 u32 speed_cntl;
5735
5736 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK;
5737 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT;
5738
5739 return (u16)speed_cntl;
5740 }
5741
5742 static void si_request_link_speed_change_before_state_change(struct radeon_device *rdev,
5743 struct radeon_ps *radeon_new_state,
5744 struct radeon_ps *radeon_current_state)
5745 {
5746 struct si_power_info *si_pi = si_get_pi(rdev);
5747 enum radeon_pcie_gen target_link_speed = si_get_maximum_link_speed(rdev, radeon_new_state);
5748 enum radeon_pcie_gen current_link_speed;
5749
5750 if (si_pi->force_pcie_gen == RADEON_PCIE_GEN_INVALID)
5751 current_link_speed = si_get_maximum_link_speed(rdev, radeon_current_state);
5752 else
5753 current_link_speed = si_pi->force_pcie_gen;
5754
5755 si_pi->force_pcie_gen = RADEON_PCIE_GEN_INVALID;
5756 si_pi->pspp_notify_required = false;
5757 if (target_link_speed > current_link_speed) {
5758 switch (target_link_speed) {
5759 #if defined(CONFIG_ACPI)
5760 case RADEON_PCIE_GEN3:
5761 if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN3, false) == 0)
5762 break;
5763 si_pi->force_pcie_gen = RADEON_PCIE_GEN2;
5764 if (current_link_speed == RADEON_PCIE_GEN2)
5765 break;
5766 /* fall through */
5767 case RADEON_PCIE_GEN2:
5768 if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN2, false) == 0)
5769 break;
5770 #endif
5771 /* fall through */
5772 default:
5773 si_pi->force_pcie_gen = si_get_current_pcie_speed(rdev);
5774 break;
5775 }
5776 } else {
5777 if (target_link_speed < current_link_speed)
5778 si_pi->pspp_notify_required = true;
5779 }
5780 }
5781
5782 static void si_notify_link_speed_change_after_state_change(struct radeon_device *rdev,
5783 struct radeon_ps *radeon_new_state,
5784 struct radeon_ps *radeon_current_state)
5785 {
5786 struct si_power_info *si_pi = si_get_pi(rdev);
5787 enum radeon_pcie_gen target_link_speed = si_get_maximum_link_speed(rdev, radeon_new_state);
5788 u8 request;
5789
5790 if (si_pi->pspp_notify_required) {
5791 if (target_link_speed == RADEON_PCIE_GEN3)
5792 request = PCIE_PERF_REQ_PECI_GEN3;
5793 else if (target_link_speed == RADEON_PCIE_GEN2)
5794 request = PCIE_PERF_REQ_PECI_GEN2;
5795 else
5796 request = PCIE_PERF_REQ_PECI_GEN1;
5797
5798 if ((request == PCIE_PERF_REQ_PECI_GEN1) &&
5799 (si_get_current_pcie_speed(rdev) > 0))
5800 return;
5801
5802 #if defined(CONFIG_ACPI)
5803 radeon_acpi_pcie_performance_request(rdev, request, false);
5804 #endif
5805 }
5806 }
5807
5808 #if 0
5809 static int si_ds_request(struct radeon_device *rdev,
5810 bool ds_status_on, u32 count_write)
5811 {
5812 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
5813
5814 if (eg_pi->sclk_deep_sleep) {
5815 if (ds_status_on)
5816 return (si_send_msg_to_smc(rdev, PPSMC_MSG_CancelThrottleOVRDSCLKDS) ==
5817 PPSMC_Result_OK) ?
5818 0 : -EINVAL;
5819 else
5820 return (si_send_msg_to_smc(rdev, PPSMC_MSG_ThrottleOVRDSCLKDS) ==
5821 PPSMC_Result_OK) ? 0 : -EINVAL;
5822 }
5823 return 0;
5824 }
5825 #endif
5826
5827 static void si_set_max_cu_value(struct radeon_device *rdev)
5828 {
5829 struct si_power_info *si_pi = si_get_pi(rdev);
5830
5831 if (rdev->family == CHIP_VERDE) {
5832 switch (rdev->pdev->device) {
5833 case 0x6820:
5834 case 0x6825:
5835 case 0x6821:
5836 case 0x6823:
5837 case 0x6827:
5838 si_pi->max_cu = 10;
5839 break;
5840 case 0x682D:
5841 case 0x6824:
5842 case 0x682F:
5843 case 0x6826:
5844 si_pi->max_cu = 8;
5845 break;
5846 case 0x6828:
5847 case 0x6830:
5848 case 0x6831:
5849 case 0x6838:
5850 case 0x6839:
5851 case 0x683D:
5852 si_pi->max_cu = 10;
5853 break;
5854 case 0x683B:
5855 case 0x683F:
5856 case 0x6829:
5857 si_pi->max_cu = 8;
5858 break;
5859 default:
5860 si_pi->max_cu = 0;
5861 break;
5862 }
5863 } else {
5864 si_pi->max_cu = 0;
5865 }
5866 }
5867
5868 static int si_patch_single_dependency_table_based_on_leakage(struct radeon_device *rdev,
5869 struct radeon_clock_voltage_dependency_table *table)
5870 {
5871 u32 i;
5872 int j;
5873 u16 leakage_voltage;
5874
5875 if (table) {
5876 for (i = 0; i < table->count; i++) {
5877 switch (si_get_leakage_voltage_from_leakage_index(rdev,
5878 table->entries[i].v,
5879 &leakage_voltage)) {
5880 case 0:
5881 table->entries[i].v = leakage_voltage;
5882 break;
5883 case -EAGAIN:
5884 return -EINVAL;
5885 case -EINVAL:
5886 default:
5887 break;
5888 }
5889 }
5890
5891 for (j = (table->count - 2); j >= 0; j--) {
5892 table->entries[j].v = (table->entries[j].v <= table->entries[j + 1].v) ?
5893 table->entries[j].v : table->entries[j + 1].v;
5894 }
5895 }
5896 return 0;
5897 }
5898
5899 static int si_patch_dependency_tables_based_on_leakage(struct radeon_device *rdev)
5900 {
5901 int ret;
5902
5903 ret = si_patch_single_dependency_table_based_on_leakage(rdev,
5904 &rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk);
5905 ret = si_patch_single_dependency_table_based_on_leakage(rdev,
5906 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk);
5907 ret = si_patch_single_dependency_table_based_on_leakage(rdev,
5908 &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk);
5909 return ret;
5910 }
5911
5912 static void si_set_pcie_lane_width_in_smc(struct radeon_device *rdev,
5913 struct radeon_ps *radeon_new_state,
5914 struct radeon_ps *radeon_current_state)
5915 {
5916 u32 lane_width;
5917 u32 new_lane_width =
5918 ((radeon_new_state->caps & ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) >> ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;
5919 u32 current_lane_width =
5920 ((radeon_current_state->caps & ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) >> ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;
5921
5922 if (new_lane_width != current_lane_width) {
5923 radeon_set_pcie_lanes(rdev, new_lane_width);
5924 lane_width = radeon_get_pcie_lanes(rdev);
5925 si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width);
5926 }
5927 }
5928
5929 static void si_set_vce_clock(struct radeon_device *rdev,
5930 struct radeon_ps *new_rps,
5931 struct radeon_ps *old_rps)
5932 {
5933 if ((old_rps->evclk != new_rps->evclk) ||
5934 (old_rps->ecclk != new_rps->ecclk)) {
5935 /* turn the clocks on when encoding, off otherwise */
5936 if (new_rps->evclk || new_rps->ecclk)
5937 vce_v1_0_enable_mgcg(rdev, false);
5938 else
5939 vce_v1_0_enable_mgcg(rdev, true);
5940 radeon_set_vce_clocks(rdev, new_rps->evclk, new_rps->ecclk);
5941 }
5942 }
5943
5944 void si_dpm_setup_asic(struct radeon_device *rdev)
5945 {
5946 int r;
5947
5948 r = si_mc_load_microcode(rdev);
5949 if (r)
5950 DRM_ERROR("Failed to load MC firmware!\n");
5951 rv770_get_memory_type(rdev);
5952 si_read_clock_registers(rdev);
5953 si_enable_acpi_power_management(rdev);
5954 }
5955
5956 static int si_thermal_enable_alert(struct radeon_device *rdev,
5957 bool enable)
5958 {
5959 u32 thermal_int = RREG32(CG_THERMAL_INT);
5960
5961 if (enable) {
5962 PPSMC_Result result;
5963
5964 thermal_int &= ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);
5965 WREG32(CG_THERMAL_INT, thermal_int);
5966 rdev->irq.dpm_thermal = false;
5967 result = si_send_msg_to_smc(rdev, PPSMC_MSG_EnableThermalInterrupt);
5968 if (result != PPSMC_Result_OK) {
5969 DRM_DEBUG_KMS("Could not enable thermal interrupts.\n");
5970 return -EINVAL;
5971 }
5972 } else {
5973 thermal_int |= THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW;
5974 WREG32(CG_THERMAL_INT, thermal_int);
5975 rdev->irq.dpm_thermal = true;
5976 }
5977
5978 return 0;
5979 }
5980
5981 static int si_thermal_set_temperature_range(struct radeon_device *rdev,
5982 int min_temp, int max_temp)
5983 {
5984 int low_temp = 0 * 1000;
5985 int high_temp = 255 * 1000;
5986
5987 if (low_temp < min_temp)
5988 low_temp = min_temp;
5989 if (high_temp > max_temp)
5990 high_temp = max_temp;
5991 if (high_temp < low_temp) {
5992 DRM_ERROR("invalid thermal range: %d - %d\n", low_temp, high_temp);
5993 return -EINVAL;
5994 }
5995
5996 WREG32_P(CG_THERMAL_INT, DIG_THERM_INTH(high_temp / 1000), ~DIG_THERM_INTH_MASK);
5997 WREG32_P(CG_THERMAL_INT, DIG_THERM_INTL(low_temp / 1000), ~DIG_THERM_INTL_MASK);
5998 WREG32_P(CG_THERMAL_CTRL, DIG_THERM_DPM(high_temp / 1000), ~DIG_THERM_DPM_MASK);
5999
6000 rdev->pm.dpm.thermal.min_temp = low_temp;
6001 rdev->pm.dpm.thermal.max_temp = high_temp;
6002
6003 return 0;
6004 }
6005
6006 static void si_fan_ctrl_set_static_mode(struct radeon_device *rdev, u32 mode)
6007 {
6008 struct si_power_info *si_pi = si_get_pi(rdev);
6009 u32 tmp;
6010
6011 if (si_pi->fan_ctrl_is_in_default_mode) {
6012 tmp = (RREG32(CG_FDO_CTRL2) & FDO_PWM_MODE_MASK) >> FDO_PWM_MODE_SHIFT;
6013 si_pi->fan_ctrl_default_mode = tmp;
6014 tmp = (RREG32(CG_FDO_CTRL2) & TMIN_MASK) >> TMIN_SHIFT;
6015 si_pi->t_min = tmp;
6016 si_pi->fan_ctrl_is_in_default_mode = false;
6017 }
6018
6019 tmp = RREG32(CG_FDO_CTRL2) & ~TMIN_MASK;
6020 tmp |= TMIN(0);
6021 WREG32(CG_FDO_CTRL2, tmp);
6022
6023 tmp = RREG32(CG_FDO_CTRL2) & ~FDO_PWM_MODE_MASK;
6024 tmp |= FDO_PWM_MODE(mode);
6025 WREG32(CG_FDO_CTRL2, tmp);
6026 }
6027
6028 static int si_thermal_setup_fan_table(struct radeon_device *rdev)
6029 {
6030 struct si_power_info *si_pi = si_get_pi(rdev);
6031 PP_SIslands_FanTable fan_table = { FDO_MODE_HARDWARE };
6032 u32 duty100;
6033 u32 t_diff1, t_diff2, pwm_diff1, pwm_diff2;
6034 u16 fdo_min, slope1, slope2;
6035 u32 reference_clock, tmp;
6036 int ret;
6037 u64 tmp64;
6038
6039 if (!si_pi->fan_table_start) {
6040 rdev->pm.dpm.fan.ucode_fan_control = false;
6041 return 0;
6042 }
6043
6044 duty100 = (RREG32(CG_FDO_CTRL1) & FMAX_DUTY100_MASK) >> FMAX_DUTY100_SHIFT;
6045
6046 if (duty100 == 0) {
6047 rdev->pm.dpm.fan.ucode_fan_control = false;
6048 return 0;
6049 }
6050
6051 tmp64 = (u64)rdev->pm.dpm.fan.pwm_min * duty100;
6052 do_div(tmp64, 10000);
6053 fdo_min = (u16)tmp64;
6054
6055 t_diff1 = rdev->pm.dpm.fan.t_med - rdev->pm.dpm.fan.t_min;
6056 t_diff2 = rdev->pm.dpm.fan.t_high - rdev->pm.dpm.fan.t_med;
6057
6058 pwm_diff1 = rdev->pm.dpm.fan.pwm_med - rdev->pm.dpm.fan.pwm_min;
6059 pwm_diff2 = rdev->pm.dpm.fan.pwm_high - rdev->pm.dpm.fan.pwm_med;
6060
6061 slope1 = (u16)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100);
6062 slope2 = (u16)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100);
6063
6064 fan_table.temp_min = cpu_to_be16((50 + rdev->pm.dpm.fan.t_min) / 100);
6065 fan_table.temp_med = cpu_to_be16((50 + rdev->pm.dpm.fan.t_med) / 100);
6066 fan_table.temp_max = cpu_to_be16((50 + rdev->pm.dpm.fan.t_max) / 100);
6067
6068 fan_table.slope1 = cpu_to_be16(slope1);
6069 fan_table.slope2 = cpu_to_be16(slope2);
6070
6071 fan_table.fdo_min = cpu_to_be16(fdo_min);
6072
6073 fan_table.hys_down = cpu_to_be16(rdev->pm.dpm.fan.t_hyst);
6074
6075 fan_table.hys_up = cpu_to_be16(1);
6076
6077 fan_table.hys_slope = cpu_to_be16(1);
6078
6079 fan_table.temp_resp_lim = cpu_to_be16(5);
6080
6081 reference_clock = radeon_get_xclk(rdev);
6082
6083 fan_table.refresh_period = cpu_to_be32((rdev->pm.dpm.fan.cycle_delay *
6084 reference_clock) / 1600);
6085
6086 fan_table.fdo_max = cpu_to_be16((u16)duty100);
6087
6088 tmp = (RREG32(CG_MULT_THERMAL_CTRL) & TEMP_SEL_MASK) >> TEMP_SEL_SHIFT;
6089 fan_table.temp_src = (uint8_t)tmp;
6090
6091 ret = si_copy_bytes_to_smc(rdev,
6092 si_pi->fan_table_start,
6093 (u8 *)(&fan_table),
6094 sizeof(fan_table),
6095 si_pi->sram_end);
6096
6097 if (ret) {
6098 DRM_ERROR("Failed to load fan table to the SMC.");
6099 rdev->pm.dpm.fan.ucode_fan_control = false;
6100 }
6101
6102 return 0;
6103 }
6104
6105 static int si_fan_ctrl_start_smc_fan_control(struct radeon_device *rdev)
6106 {
6107 struct si_power_info *si_pi = si_get_pi(rdev);
6108 PPSMC_Result ret;
6109
6110 ret = si_send_msg_to_smc(rdev, PPSMC_StartFanControl);
6111 if (ret == PPSMC_Result_OK) {
6112 si_pi->fan_is_controlled_by_smc = true;
6113 return 0;
6114 } else {
6115 return -EINVAL;
6116 }
6117 }
6118
6119 static int si_fan_ctrl_stop_smc_fan_control(struct radeon_device *rdev)
6120 {
6121 struct si_power_info *si_pi = si_get_pi(rdev);
6122 PPSMC_Result ret;
6123
6124 ret = si_send_msg_to_smc(rdev, PPSMC_StopFanControl);
6125
6126 if (ret == PPSMC_Result_OK) {
6127 si_pi->fan_is_controlled_by_smc = false;
6128 return 0;
6129 } else {
6130 return -EINVAL;
6131 }
6132 }
6133
6134 int si_fan_ctrl_get_fan_speed_percent(struct radeon_device *rdev,
6135 u32 *speed)
6136 {
6137 u32 duty, duty100;
6138 u64 tmp64;
6139
6140 if (rdev->pm.no_fan)
6141 return -ENOENT;
6142
6143 duty100 = (RREG32(CG_FDO_CTRL1) & FMAX_DUTY100_MASK) >> FMAX_DUTY100_SHIFT;
6144 duty = (RREG32(CG_THERMAL_STATUS) & FDO_PWM_DUTY_MASK) >> FDO_PWM_DUTY_SHIFT;
6145
6146 if (duty100 == 0)
6147 return -EINVAL;
6148
6149 tmp64 = (u64)duty * 100;
6150 do_div(tmp64, duty100);
6151 *speed = (u32)tmp64;
6152
6153 if (*speed > 100)
6154 *speed = 100;
6155
6156 return 0;
6157 }
6158
6159 int si_fan_ctrl_set_fan_speed_percent(struct radeon_device *rdev,
6160 u32 speed)
6161 {
6162 struct si_power_info *si_pi = si_get_pi(rdev);
6163 u32 tmp;
6164 u32 duty, duty100;
6165 u64 tmp64;
6166
6167 if (rdev->pm.no_fan)
6168 return -ENOENT;
6169
6170 if (si_pi->fan_is_controlled_by_smc)
6171 return -EINVAL;
6172
6173 if (speed > 100)
6174 return -EINVAL;
6175
6176 duty100 = (RREG32(CG_FDO_CTRL1) & FMAX_DUTY100_MASK) >> FMAX_DUTY100_SHIFT;
6177
6178 if (duty100 == 0)
6179 return -EINVAL;
6180
6181 tmp64 = (u64)speed * duty100;
6182 do_div(tmp64, 100);
6183 duty = (u32)tmp64;
6184
6185 tmp = RREG32(CG_FDO_CTRL0) & ~FDO_STATIC_DUTY_MASK;
6186 tmp |= FDO_STATIC_DUTY(duty);
6187 WREG32(CG_FDO_CTRL0, tmp);
6188
6189 return 0;
6190 }
6191
6192 void si_fan_ctrl_set_mode(struct radeon_device *rdev, u32 mode)
6193 {
6194 if (mode) {
6195 /* stop auto-manage */
6196 if (rdev->pm.dpm.fan.ucode_fan_control)
6197 si_fan_ctrl_stop_smc_fan_control(rdev);
6198 si_fan_ctrl_set_static_mode(rdev, mode);
6199 } else {
6200 /* restart auto-manage */
6201 if (rdev->pm.dpm.fan.ucode_fan_control)
6202 si_thermal_start_smc_fan_control(rdev);
6203 else
6204 si_fan_ctrl_set_default_mode(rdev);
6205 }
6206 }
6207
6208 u32 si_fan_ctrl_get_mode(struct radeon_device *rdev)
6209 {
6210 struct si_power_info *si_pi = si_get_pi(rdev);
6211 u32 tmp;
6212
6213 if (si_pi->fan_is_controlled_by_smc)
6214 return 0;
6215
6216 tmp = RREG32(CG_FDO_CTRL2) & FDO_PWM_MODE_MASK;
6217 return (tmp >> FDO_PWM_MODE_SHIFT);
6218 }
6219
6220 #if 0
6221 static int si_fan_ctrl_get_fan_speed_rpm(struct radeon_device *rdev,
6222 u32 *speed)
6223 {
6224 u32 tach_period;
6225 u32 xclk = radeon_get_xclk(rdev);
6226
6227 if (rdev->pm.no_fan)
6228 return -ENOENT;
6229
6230 if (rdev->pm.fan_pulses_per_revolution == 0)
6231 return -ENOENT;
6232
6233 tach_period = (RREG32(CG_TACH_STATUS) & TACH_PERIOD_MASK) >> TACH_PERIOD_SHIFT;
6234 if (tach_period == 0)
6235 return -ENOENT;
6236
6237 *speed = 60 * xclk * 10000 / tach_period;
6238
6239 return 0;
6240 }
6241
6242 static int si_fan_ctrl_set_fan_speed_rpm(struct radeon_device *rdev,
6243 u32 speed)
6244 {
6245 u32 tach_period, tmp;
6246 u32 xclk = radeon_get_xclk(rdev);
6247
6248 if (rdev->pm.no_fan)
6249 return -ENOENT;
6250
6251 if (rdev->pm.fan_pulses_per_revolution == 0)
6252 return -ENOENT;
6253
6254 if ((speed < rdev->pm.fan_min_rpm) ||
6255 (speed > rdev->pm.fan_max_rpm))
6256 return -EINVAL;
6257
6258 if (rdev->pm.dpm.fan.ucode_fan_control)
6259 si_fan_ctrl_stop_smc_fan_control(rdev);
6260
6261 tach_period = 60 * xclk * 10000 / (8 * speed);
6262 tmp = RREG32(CG_TACH_CTRL) & ~TARGET_PERIOD_MASK;
6263 tmp |= TARGET_PERIOD(tach_period);
6264 WREG32(CG_TACH_CTRL, tmp);
6265
6266 si_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC_RPM);
6267
6268 return 0;
6269 }
6270 #endif
6271
6272 static void si_fan_ctrl_set_default_mode(struct radeon_device *rdev)
6273 {
6274 struct si_power_info *si_pi = si_get_pi(rdev);
6275 u32 tmp;
6276
6277 if (!si_pi->fan_ctrl_is_in_default_mode) {
6278 tmp = RREG32(CG_FDO_CTRL2) & ~FDO_PWM_MODE_MASK;
6279 tmp |= FDO_PWM_MODE(si_pi->fan_ctrl_default_mode);
6280 WREG32(CG_FDO_CTRL2, tmp);
6281
6282 tmp = RREG32(CG_FDO_CTRL2) & ~TMIN_MASK;
6283 tmp |= TMIN(si_pi->t_min);
6284 WREG32(CG_FDO_CTRL2, tmp);
6285 si_pi->fan_ctrl_is_in_default_mode = true;
6286 }
6287 }
6288
6289 static void si_thermal_start_smc_fan_control(struct radeon_device *rdev)
6290 {
6291 if (rdev->pm.dpm.fan.ucode_fan_control) {
6292 si_fan_ctrl_start_smc_fan_control(rdev);
6293 si_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC);
6294 }
6295 }
6296
6297 static void si_thermal_initialize(struct radeon_device *rdev)
6298 {
6299 u32 tmp;
6300
6301 if (rdev->pm.fan_pulses_per_revolution) {
6302 tmp = RREG32(CG_TACH_CTRL) & ~EDGE_PER_REV_MASK;
6303 tmp |= EDGE_PER_REV(rdev->pm.fan_pulses_per_revolution -1);
6304 WREG32(CG_TACH_CTRL, tmp);
6305 }
6306
6307 tmp = RREG32(CG_FDO_CTRL2) & ~TACH_PWM_RESP_RATE_MASK;
6308 tmp |= TACH_PWM_RESP_RATE(0x28);
6309 WREG32(CG_FDO_CTRL2, tmp);
6310 }
6311
6312 static int si_thermal_start_thermal_controller(struct radeon_device *rdev)
6313 {
6314 int ret;
6315
6316 si_thermal_initialize(rdev);
6317 ret = si_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);
6318 if (ret)
6319 return ret;
6320 ret = si_thermal_enable_alert(rdev, true);
6321 if (ret)
6322 return ret;
6323 if (rdev->pm.dpm.fan.ucode_fan_control) {
6324 ret = si_halt_smc(rdev);
6325 if (ret)
6326 return ret;
6327 ret = si_thermal_setup_fan_table(rdev);
6328 if (ret)
6329 return ret;
6330 ret = si_resume_smc(rdev);
6331 if (ret)
6332 return ret;
6333 si_thermal_start_smc_fan_control(rdev);
6334 }
6335
6336 return 0;
6337 }
6338
6339 static void si_thermal_stop_thermal_controller(struct radeon_device *rdev)
6340 {
6341 if (!rdev->pm.no_fan) {
6342 si_fan_ctrl_set_default_mode(rdev);
6343 si_fan_ctrl_stop_smc_fan_control(rdev);
6344 }
6345 }
6346
6347 int si_dpm_enable(struct radeon_device *rdev)
6348 {
6349 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
6350 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
6351 struct si_power_info *si_pi = si_get_pi(rdev);
6352 struct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps;
6353 int ret;
6354
6355 if (si_is_smc_running(rdev))
6356 return -EINVAL;
6357 if (pi->voltage_control || si_pi->voltage_control_svi2)
6358 si_enable_voltage_control(rdev, true);
6359 if (pi->mvdd_control)
6360 si_get_mvdd_configuration(rdev);
6361 if (pi->voltage_control || si_pi->voltage_control_svi2) {
6362 ret = si_construct_voltage_tables(rdev);
6363 if (ret) {
6364 DRM_ERROR("si_construct_voltage_tables failed\n");
6365 return ret;
6366 }
6367 }
6368 if (eg_pi->dynamic_ac_timing) {
6369 ret = si_initialize_mc_reg_table(rdev);
6370 if (ret)
6371 eg_pi->dynamic_ac_timing = false;
6372 }
6373 if (pi->dynamic_ss)
6374 si_enable_spread_spectrum(rdev, true);
6375 if (pi->thermal_protection)
6376 si_enable_thermal_protection(rdev, true);
6377 si_setup_bsp(rdev);
6378 si_program_git(rdev);
6379 si_program_tp(rdev);
6380 si_program_tpp(rdev);
6381 si_program_sstp(rdev);
6382 si_enable_display_gap(rdev);
6383 si_program_vc(rdev);
6384 ret = si_upload_firmware(rdev);
6385 if (ret) {
6386 DRM_ERROR("si_upload_firmware failed\n");
6387 return ret;
6388 }
6389 ret = si_process_firmware_header(rdev);
6390 if (ret) {
6391 DRM_ERROR("si_process_firmware_header failed\n");
6392 return ret;
6393 }
6394 ret = si_initial_switch_from_arb_f0_to_f1(rdev);
6395 if (ret) {
6396 DRM_ERROR("si_initial_switch_from_arb_f0_to_f1 failed\n");
6397 return ret;
6398 }
6399 ret = si_init_smc_table(rdev);
6400 if (ret) {
6401 DRM_ERROR("si_init_smc_table failed\n");
6402 return ret;
6403 }
6404 ret = si_init_smc_spll_table(rdev);
6405 if (ret) {
6406 DRM_ERROR("si_init_smc_spll_table failed\n");
6407 return ret;
6408 }
6409 ret = si_init_arb_table_index(rdev);
6410 if (ret) {
6411 DRM_ERROR("si_init_arb_table_index failed\n");
6412 return ret;
6413 }
6414 if (eg_pi->dynamic_ac_timing) {
6415 ret = si_populate_mc_reg_table(rdev, boot_ps);
6416 if (ret) {
6417 DRM_ERROR("si_populate_mc_reg_table failed\n");
6418 return ret;
6419 }
6420 }
6421 ret = si_initialize_smc_cac_tables(rdev);
6422 if (ret) {
6423 DRM_ERROR("si_initialize_smc_cac_tables failed\n");
6424 return ret;
6425 }
6426 ret = si_initialize_hardware_cac_manager(rdev);
6427 if (ret) {
6428 DRM_ERROR("si_initialize_hardware_cac_manager failed\n");
6429 return ret;
6430 }
6431 ret = si_initialize_smc_dte_tables(rdev);
6432 if (ret) {
6433 DRM_ERROR("si_initialize_smc_dte_tables failed\n");
6434 return ret;
6435 }
6436 ret = si_populate_smc_tdp_limits(rdev, boot_ps);
6437 if (ret) {
6438 DRM_ERROR("si_populate_smc_tdp_limits failed\n");
6439 return ret;
6440 }
6441 ret = si_populate_smc_tdp_limits_2(rdev, boot_ps);
6442 if (ret) {
6443 DRM_ERROR("si_populate_smc_tdp_limits_2 failed\n");
6444 return ret;
6445 }
6446 si_program_response_times(rdev);
6447 si_program_ds_registers(rdev);
6448 si_dpm_start_smc(rdev);
6449 ret = si_notify_smc_display_change(rdev, false);
6450 if (ret) {
6451 DRM_ERROR("si_notify_smc_display_change failed\n");
6452 return ret;
6453 }
6454 si_enable_sclk_control(rdev, true);
6455 si_start_dpm(rdev);
6456
6457 si_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true);
6458
6459 si_thermal_start_thermal_controller(rdev);
6460
6461 ni_update_current_ps(rdev, boot_ps);
6462
6463 return 0;
6464 }
6465
6466 static int si_set_temperature_range(struct radeon_device *rdev)
6467 {
6468 int ret;
6469
6470 ret = si_thermal_enable_alert(rdev, false);
6471 if (ret)
6472 return ret;
6473 ret = si_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);
6474 if (ret)
6475 return ret;
6476 ret = si_thermal_enable_alert(rdev, true);
6477 if (ret)
6478 return ret;
6479
6480 return ret;
6481 }
6482
6483 int si_dpm_late_enable(struct radeon_device *rdev)
6484 {
6485 int ret;
6486
6487 ret = si_set_temperature_range(rdev);
6488 if (ret)
6489 return ret;
6490
6491 return ret;
6492 }
6493
6494 void si_dpm_disable(struct radeon_device *rdev)
6495 {
6496 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
6497 struct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps;
6498
6499 if (!si_is_smc_running(rdev))
6500 return;
6501 si_thermal_stop_thermal_controller(rdev);
6502 si_disable_ulv(rdev);
6503 si_clear_vc(rdev);
6504 if (pi->thermal_protection)
6505 si_enable_thermal_protection(rdev, false);
6506 si_enable_power_containment(rdev, boot_ps, false);
6507 si_enable_smc_cac(rdev, boot_ps, false);
6508 si_enable_spread_spectrum(rdev, false);
6509 si_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, false);
6510 si_stop_dpm(rdev);
6511 si_reset_to_default(rdev);
6512 si_dpm_stop_smc(rdev);
6513 si_force_switch_to_arb_f0(rdev);
6514
6515 ni_update_current_ps(rdev, boot_ps);
6516 }
6517
6518 int si_dpm_pre_set_power_state(struct radeon_device *rdev)
6519 {
6520 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
6521 struct radeon_ps requested_ps = *rdev->pm.dpm.requested_ps;
6522 struct radeon_ps *new_ps = &requested_ps;
6523
6524 ni_update_requested_ps(rdev, new_ps);
6525
6526 si_apply_state_adjust_rules(rdev, &eg_pi->requested_rps);
6527
6528 return 0;
6529 }
6530
6531 static int si_power_control_set_level(struct radeon_device *rdev)
6532 {
6533 struct radeon_ps *new_ps = rdev->pm.dpm.requested_ps;
6534 int ret;
6535
6536 ret = si_restrict_performance_levels_before_switch(rdev);
6537 if (ret)
6538 return ret;
6539 ret = si_halt_smc(rdev);
6540 if (ret)
6541 return ret;
6542 ret = si_populate_smc_tdp_limits(rdev, new_ps);
6543 if (ret)
6544 return ret;
6545 ret = si_populate_smc_tdp_limits_2(rdev, new_ps);
6546 if (ret)
6547 return ret;
6548 ret = si_resume_smc(rdev);
6549 if (ret)
6550 return ret;
6551 ret = si_set_sw_state(rdev);
6552 if (ret)
6553 return ret;
6554 return 0;
6555 }
6556
6557 int si_dpm_set_power_state(struct radeon_device *rdev)
6558 {
6559 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
6560 struct radeon_ps *new_ps = &eg_pi->requested_rps;
6561 struct radeon_ps *old_ps = &eg_pi->current_rps;
6562 int ret;
6563
6564 ret = si_disable_ulv(rdev);
6565 if (ret) {
6566 DRM_ERROR("si_disable_ulv failed\n");
6567 return ret;
6568 }
6569 ret = si_restrict_performance_levels_before_switch(rdev);
6570 if (ret) {
6571 DRM_ERROR("si_restrict_performance_levels_before_switch failed\n");
6572 return ret;
6573 }
6574 if (eg_pi->pcie_performance_request)
6575 si_request_link_speed_change_before_state_change(rdev, new_ps, old_ps);
6576 ni_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);
6577 ret = si_enable_power_containment(rdev, new_ps, false);
6578 if (ret) {
6579 DRM_ERROR("si_enable_power_containment failed\n");
6580 return ret;
6581 }
6582 ret = si_enable_smc_cac(rdev, new_ps, false);
6583 if (ret) {
6584 DRM_ERROR("si_enable_smc_cac failed\n");
6585 return ret;
6586 }
6587 ret = si_halt_smc(rdev);
6588 if (ret) {
6589 DRM_ERROR("si_halt_smc failed\n");
6590 return ret;
6591 }
6592 ret = si_upload_sw_state(rdev, new_ps);
6593 if (ret) {
6594 DRM_ERROR("si_upload_sw_state failed\n");
6595 return ret;
6596 }
6597 ret = si_upload_smc_data(rdev);
6598 if (ret) {
6599 DRM_ERROR("si_upload_smc_data failed\n");
6600 return ret;
6601 }
6602 ret = si_upload_ulv_state(rdev);
6603 if (ret) {
6604 DRM_ERROR("si_upload_ulv_state failed\n");
6605 return ret;
6606 }
6607 if (eg_pi->dynamic_ac_timing) {
6608 ret = si_upload_mc_reg_table(rdev, new_ps);
6609 if (ret) {
6610 DRM_ERROR("si_upload_mc_reg_table failed\n");
6611 return ret;
6612 }
6613 }
6614 ret = si_program_memory_timing_parameters(rdev, new_ps);
6615 if (ret) {
6616 DRM_ERROR("si_program_memory_timing_parameters failed\n");
6617 return ret;
6618 }
6619 si_set_pcie_lane_width_in_smc(rdev, new_ps, old_ps);
6620
6621 ret = si_resume_smc(rdev);
6622 if (ret) {
6623 DRM_ERROR("si_resume_smc failed\n");
6624 return ret;
6625 }
6626 ret = si_set_sw_state(rdev);
6627 if (ret) {
6628 DRM_ERROR("si_set_sw_state failed\n");
6629 return ret;
6630 }
6631 ni_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);
6632 si_set_vce_clock(rdev, new_ps, old_ps);
6633 if (eg_pi->pcie_performance_request)
6634 si_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps);
6635 ret = si_set_power_state_conditionally_enable_ulv(rdev, new_ps);
6636 if (ret) {
6637 DRM_ERROR("si_set_power_state_conditionally_enable_ulv failed\n");
6638 return ret;
6639 }
6640 ret = si_enable_smc_cac(rdev, new_ps, true);
6641 if (ret) {
6642 DRM_ERROR("si_enable_smc_cac failed\n");
6643 return ret;
6644 }
6645 ret = si_enable_power_containment(rdev, new_ps, true);
6646 if (ret) {
6647 DRM_ERROR("si_enable_power_containment failed\n");
6648 return ret;
6649 }
6650
6651 ret = si_power_control_set_level(rdev);
6652 if (ret) {
6653 DRM_ERROR("si_power_control_set_level failed\n");
6654 return ret;
6655 }
6656
6657 return 0;
6658 }
6659
6660 void si_dpm_post_set_power_state(struct radeon_device *rdev)
6661 {
6662 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
6663 struct radeon_ps *new_ps = &eg_pi->requested_rps;
6664
6665 ni_update_current_ps(rdev, new_ps);
6666 }
6667
6668 #if 0
6669 void si_dpm_reset_asic(struct radeon_device *rdev)
6670 {
6671 si_restrict_performance_levels_before_switch(rdev);
6672 si_disable_ulv(rdev);
6673 si_set_boot_state(rdev);
6674 }
6675 #endif
6676
6677 void si_dpm_display_configuration_changed(struct radeon_device *rdev)
6678 {
6679 si_program_display_gap(rdev);
6680 }
6681
6682 union power_info {
6683 struct _ATOM_POWERPLAY_INFO info;
6684 struct _ATOM_POWERPLAY_INFO_V2 info_2;
6685 struct _ATOM_POWERPLAY_INFO_V3 info_3;
6686 struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
6687 struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
6688 struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
6689 };
6690
6691 union pplib_clock_info {
6692 struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
6693 struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
6694 struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
6695 struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
6696 struct _ATOM_PPLIB_SI_CLOCK_INFO si;
6697 };
6698
6699 union pplib_power_state {
6700 struct _ATOM_PPLIB_STATE v1;
6701 struct _ATOM_PPLIB_STATE_V2 v2;
6702 };
6703
6704 static void si_parse_pplib_non_clock_info(struct radeon_device *rdev,
6705 struct radeon_ps *rps,
6706 struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
6707 u8 table_rev)
6708 {
6709 rps->caps = le32_to_cpu(non_clock_info->ulCapsAndSettings);
6710 rps->class = le16_to_cpu(non_clock_info->usClassification);
6711 rps->class2 = le16_to_cpu(non_clock_info->usClassification2);
6712
6713 if (ATOM_PPLIB_NONCLOCKINFO_VER1 < table_rev) {
6714 rps->vclk = le32_to_cpu(non_clock_info->ulVCLK);
6715 rps->dclk = le32_to_cpu(non_clock_info->ulDCLK);
6716 } else if (r600_is_uvd_state(rps->class, rps->class2)) {
6717 rps->vclk = RV770_DEFAULT_VCLK_FREQ;
6718 rps->dclk = RV770_DEFAULT_DCLK_FREQ;
6719 } else {
6720 rps->vclk = 0;
6721 rps->dclk = 0;
6722 }
6723
6724 if (rps->class & ATOM_PPLIB_CLASSIFICATION_BOOT)
6725 rdev->pm.dpm.boot_ps = rps;
6726 if (rps->class & ATOM_PPLIB_CLASSIFICATION_UVDSTATE)
6727 rdev->pm.dpm.uvd_ps = rps;
6728 }
6729
6730 static void si_parse_pplib_clock_info(struct radeon_device *rdev,
6731 struct radeon_ps *rps, int index,
6732 union pplib_clock_info *clock_info)
6733 {
6734 struct rv7xx_power_info *pi = rv770_get_pi(rdev);
6735 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
6736 struct si_power_info *si_pi = si_get_pi(rdev);
6737 struct ni_ps *ps = ni_get_ps(rps);
6738 u16 leakage_voltage;
6739 struct rv7xx_pl *pl = &ps->performance_levels[index];
6740 int ret;
6741
6742 ps->performance_level_count = index + 1;
6743
6744 pl->sclk = le16_to_cpu(clock_info->si.usEngineClockLow);
6745 pl->sclk |= clock_info->si.ucEngineClockHigh << 16;
6746 pl->mclk = le16_to_cpu(clock_info->si.usMemoryClockLow);
6747 pl->mclk |= clock_info->si.ucMemoryClockHigh << 16;
6748
6749 pl->vddc = le16_to_cpu(clock_info->si.usVDDC);
6750 pl->vddci = le16_to_cpu(clock_info->si.usVDDCI);
6751 pl->flags = le32_to_cpu(clock_info->si.ulFlags);
6752 pl->pcie_gen = r600_get_pcie_gen_support(rdev,
6753 si_pi->sys_pcie_mask,
6754 si_pi->boot_pcie_gen,
6755 clock_info->si.ucPCIEGen);
6756
6757 /* patch up vddc if necessary */
6758 ret = si_get_leakage_voltage_from_leakage_index(rdev, pl->vddc,
6759 &leakage_voltage);
6760 if (ret == 0)
6761 pl->vddc = leakage_voltage;
6762
6763 if (rps->class & ATOM_PPLIB_CLASSIFICATION_ACPI) {
6764 pi->acpi_vddc = pl->vddc;
6765 eg_pi->acpi_vddci = pl->vddci;
6766 si_pi->acpi_pcie_gen = pl->pcie_gen;
6767 }
6768
6769 if ((rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) &&
6770 index == 0) {
6771 /* XXX disable for A0 tahiti */
6772 si_pi->ulv.supported = false;
6773 si_pi->ulv.pl = *pl;
6774 si_pi->ulv.one_pcie_lane_in_ulv = false;
6775 si_pi->ulv.volt_change_delay = SISLANDS_ULVVOLTAGECHANGEDELAY_DFLT;
6776 si_pi->ulv.cg_ulv_parameter = SISLANDS_CGULVPARAMETER_DFLT;
6777 si_pi->ulv.cg_ulv_control = SISLANDS_CGULVCONTROL_DFLT;
6778 }
6779
6780 if (pi->min_vddc_in_table > pl->vddc)
6781 pi->min_vddc_in_table = pl->vddc;
6782
6783 if (pi->max_vddc_in_table < pl->vddc)
6784 pi->max_vddc_in_table = pl->vddc;
6785
6786 /* patch up boot state */
6787 if (rps->class & ATOM_PPLIB_CLASSIFICATION_BOOT) {
6788 u16 vddc, vddci, mvdd;
6789 radeon_atombios_get_default_voltages(rdev, &vddc, &vddci, &mvdd);
6790 pl->mclk = rdev->clock.default_mclk;
6791 pl->sclk = rdev->clock.default_sclk;
6792 pl->vddc = vddc;
6793 pl->vddci = vddci;
6794 si_pi->mvdd_bootup_value = mvdd;
6795 }
6796
6797 if ((rps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK) ==
6798 ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE) {
6799 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk = pl->sclk;
6800 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk = pl->mclk;
6801 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc = pl->vddc;
6802 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci = pl->vddci;
6803 }
6804 }
6805
6806 static int si_parse_power_table(struct radeon_device *rdev)
6807 {
6808 struct radeon_mode_info *mode_info = &rdev->mode_info;
6809 struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
6810 union pplib_power_state *power_state;
6811 int i, j, k, non_clock_array_index, clock_array_index;
6812 union pplib_clock_info *clock_info;
6813 struct _StateArray *state_array;
6814 struct _ClockInfoArray *clock_info_array;
6815 struct _NonClockInfoArray *non_clock_info_array;
6816 union power_info *power_info;
6817 int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
6818 u16 data_offset;
6819 u8 frev, crev;
6820 u8 *power_state_offset;
6821 struct ni_ps *ps;
6822
6823 if (!atom_parse_data_header(mode_info->atom_context, index, NULL,
6824 &frev, &crev, &data_offset))
6825 return -EINVAL;
6826 power_info = (union power_info *)(mode_info->atom_context->bios + data_offset);
6827
6828 state_array = (struct _StateArray *)
6829 (mode_info->atom_context->bios + data_offset +
6830 le16_to_cpu(power_info->pplib.usStateArrayOffset));
6831 clock_info_array = (struct _ClockInfoArray *)
6832 (mode_info->atom_context->bios + data_offset +
6833 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset));
6834 non_clock_info_array = (struct _NonClockInfoArray *)
6835 (mode_info->atom_context->bios + data_offset +
6836 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset));
6837
6838 rdev->pm.dpm.ps = kcalloc(state_array->ucNumEntries,
6839 sizeof(struct radeon_ps),
6840 GFP_KERNEL);
6841 if (!rdev->pm.dpm.ps)
6842 return -ENOMEM;
6843 power_state_offset = (u8 *)state_array->states;
6844 for (i = 0; i < state_array->ucNumEntries; i++) {
6845 u8 *idx;
6846 power_state = (union pplib_power_state *)power_state_offset;
6847 non_clock_array_index = power_state->v2.nonClockInfoIndex;
6848 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)
6849 &non_clock_info_array->nonClockInfo[non_clock_array_index];
6850 if (!rdev->pm.power_state[i].clock_info)
6851 return -EINVAL;
6852 ps = kzalloc(sizeof(struct ni_ps), GFP_KERNEL);
6853 if (ps == NULL) {
6854 kfree(rdev->pm.dpm.ps);
6855 return -ENOMEM;
6856 }
6857 rdev->pm.dpm.ps[i].ps_priv = ps;
6858 si_parse_pplib_non_clock_info(rdev, &rdev->pm.dpm.ps[i],
6859 non_clock_info,
6860 non_clock_info_array->ucEntrySize);
6861 k = 0;
6862 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
6863 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
6864 clock_array_index = idx[j];
6865 if (clock_array_index >= clock_info_array->ucNumEntries)
6866 continue;
6867 if (k >= SISLANDS_MAX_HARDWARE_POWERLEVELS)
6868 break;
6869 clock_info = (union pplib_clock_info *)
6870 ((u8 *)&clock_info_array->clockInfo[0] +
6871 (clock_array_index * clock_info_array->ucEntrySize));
6872 si_parse_pplib_clock_info(rdev,
6873 &rdev->pm.dpm.ps[i], k,
6874 clock_info);
6875 k++;
6876 }
6877 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
6878 }
6879 rdev->pm.dpm.num_ps = state_array->ucNumEntries;
6880
6881 /* fill in the vce power states */
6882 for (i = 0; i < RADEON_MAX_VCE_LEVELS; i++) {
6883 u32 sclk, mclk;
6884 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx;
6885 clock_info = (union pplib_clock_info *)
6886 &clock_info_array->clockInfo[clock_array_index * clock_info_array->ucEntrySize];
6887 sclk = le16_to_cpu(clock_info->si.usEngineClockLow);
6888 sclk |= clock_info->si.ucEngineClockHigh << 16;
6889 mclk = le16_to_cpu(clock_info->si.usMemoryClockLow);
6890 mclk |= clock_info->si.ucMemoryClockHigh << 16;
6891 rdev->pm.dpm.vce_states[i].sclk = sclk;
6892 rdev->pm.dpm.vce_states[i].mclk = mclk;
6893 }
6894
6895 return 0;
6896 }
6897
6898 int si_dpm_init(struct radeon_device *rdev)
6899 {
6900 struct rv7xx_power_info *pi;
6901 struct evergreen_power_info *eg_pi;
6902 struct ni_power_info *ni_pi;
6903 struct si_power_info *si_pi;
6904 struct atom_clock_dividers dividers;
6905 enum pci_bus_speed speed_cap = PCI_SPEED_UNKNOWN;
6906 struct pci_dev *root = rdev->pdev->bus->self;
6907 int ret;
6908
6909 si_pi = kzalloc(sizeof(struct si_power_info), GFP_KERNEL);
6910 if (si_pi == NULL)
6911 return -ENOMEM;
6912 rdev->pm.dpm.priv = si_pi;
6913 ni_pi = &si_pi->ni;
6914 eg_pi = &ni_pi->eg;
6915 pi = &eg_pi->rv7xx;
6916
6917 if (!pci_is_root_bus(rdev->pdev->bus))
6918 speed_cap = pcie_get_speed_cap(root);
6919 if (speed_cap == PCI_SPEED_UNKNOWN) {
6920 si_pi->sys_pcie_mask = 0;
6921 } else {
6922 if (speed_cap == PCIE_SPEED_8_0GT)
6923 si_pi->sys_pcie_mask = RADEON_PCIE_SPEED_25 |
6924 RADEON_PCIE_SPEED_50 |
6925 RADEON_PCIE_SPEED_80;
6926 else if (speed_cap == PCIE_SPEED_5_0GT)
6927 si_pi->sys_pcie_mask = RADEON_PCIE_SPEED_25 |
6928 RADEON_PCIE_SPEED_50;
6929 else
6930 si_pi->sys_pcie_mask = RADEON_PCIE_SPEED_25;
6931 }
6932 si_pi->force_pcie_gen = RADEON_PCIE_GEN_INVALID;
6933 si_pi->boot_pcie_gen = si_get_current_pcie_speed(rdev);
6934
6935 si_set_max_cu_value(rdev);
6936
6937 rv770_get_max_vddc(rdev);
6938 si_get_leakage_vddc(rdev);
6939 si_patch_dependency_tables_based_on_leakage(rdev);
6940
6941 pi->acpi_vddc = 0;
6942 eg_pi->acpi_vddci = 0;
6943 pi->min_vddc_in_table = 0;
6944 pi->max_vddc_in_table = 0;
6945
6946 ret = r600_get_platform_caps(rdev);
6947 if (ret)
6948 return ret;
6949
6950 ret = r600_parse_extended_power_table(rdev);
6951 if (ret)
6952 return ret;
6953
6954 ret = si_parse_power_table(rdev);
6955 if (ret)
6956 return ret;
6957
6958 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =
6959 kcalloc(4,
6960 sizeof(struct radeon_clock_voltage_dependency_entry),
6961 GFP_KERNEL);
6962 if (!rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {
6963 r600_free_extended_power_table(rdev);
6964 return -ENOMEM;
6965 }
6966 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;
6967 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;
6968 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;
6969 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;
6970 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720;
6971 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;
6972 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810;
6973 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;
6974 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900;
6975
6976 if (rdev->pm.dpm.voltage_response_time == 0)
6977 rdev->pm.dpm.voltage_response_time = R600_VOLTAGERESPONSETIME_DFLT;
6978 if (rdev->pm.dpm.backbias_response_time == 0)
6979 rdev->pm.dpm.backbias_response_time = R600_BACKBIASRESPONSETIME_DFLT;
6980
6981 ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,
6982 0, false, &dividers);
6983 if (ret)
6984 pi->ref_div = dividers.ref_div + 1;
6985 else
6986 pi->ref_div = R600_REFERENCEDIVIDER_DFLT;
6987
6988 eg_pi->smu_uvd_hs = false;
6989
6990 pi->mclk_strobe_mode_threshold = 40000;
6991 if (si_is_special_1gb_platform(rdev))
6992 pi->mclk_stutter_mode_threshold = 0;
6993 else
6994 pi->mclk_stutter_mode_threshold = pi->mclk_strobe_mode_threshold;
6995 pi->mclk_edc_enable_threshold = 40000;
6996 eg_pi->mclk_edc_wr_enable_threshold = 40000;
6997
6998 ni_pi->mclk_rtt_mode_threshold = eg_pi->mclk_edc_wr_enable_threshold;
6999
7000 pi->voltage_control =
7001 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,
7002 VOLTAGE_OBJ_GPIO_LUT);
7003 if (!pi->voltage_control) {
7004 si_pi->voltage_control_svi2 =
7005 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,
7006 VOLTAGE_OBJ_SVID2);
7007 if (si_pi->voltage_control_svi2)
7008 radeon_atom_get_svi2_info(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,
7009 &si_pi->svd_gpio_id, &si_pi->svc_gpio_id);
7010 }
7011
7012 pi->mvdd_control =
7013 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_MVDDC,
7014 VOLTAGE_OBJ_GPIO_LUT);
7015
7016 eg_pi->vddci_control =
7017 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI,
7018 VOLTAGE_OBJ_GPIO_LUT);
7019 if (!eg_pi->vddci_control)
7020 si_pi->vddci_control_svi2 =
7021 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI,
7022 VOLTAGE_OBJ_SVID2);
7023
7024 si_pi->vddc_phase_shed_control =
7025 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC,
7026 VOLTAGE_OBJ_PHASE_LUT);
7027
7028 rv770_get_engine_memory_ss(rdev);
7029
7030 pi->asi = RV770_ASI_DFLT;
7031 pi->pasi = CYPRESS_HASI_DFLT;
7032 pi->vrc = SISLANDS_VRC_DFLT;
7033
7034 pi->gfx_clock_gating = true;
7035
7036 eg_pi->sclk_deep_sleep = true;
7037 si_pi->sclk_deep_sleep_above_low = false;
7038
7039 if (rdev->pm.int_thermal_type != THERMAL_TYPE_NONE)
7040 pi->thermal_protection = true;
7041 else
7042 pi->thermal_protection = false;
7043
7044 eg_pi->dynamic_ac_timing = true;
7045
7046 eg_pi->light_sleep = true;
7047 #if defined(CONFIG_ACPI)
7048 eg_pi->pcie_performance_request =
7049 radeon_acpi_is_pcie_performance_request_supported(rdev);
7050 #else
7051 eg_pi->pcie_performance_request = false;
7052 #endif
7053
7054 si_pi->sram_end = SMC_RAM_END;
7055
7056 rdev->pm.dpm.dyn_state.mclk_sclk_ratio = 4;
7057 rdev->pm.dpm.dyn_state.sclk_mclk_delta = 15000;
7058 rdev->pm.dpm.dyn_state.vddc_vddci_delta = 200;
7059 rdev->pm.dpm.dyn_state.valid_sclk_values.count = 0;
7060 rdev->pm.dpm.dyn_state.valid_sclk_values.values = NULL;
7061 rdev->pm.dpm.dyn_state.valid_mclk_values.count = 0;
7062 rdev->pm.dpm.dyn_state.valid_mclk_values.values = NULL;
7063
7064 si_initialize_powertune_defaults(rdev);
7065
7066 /* make sure dc limits are valid */
7067 if ((rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||
7068 (rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))
7069 rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc =
7070 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
7071
7072 si_pi->fan_ctrl_is_in_default_mode = true;
7073
7074 return 0;
7075 }
7076
7077 void si_dpm_fini(struct radeon_device *rdev)
7078 {
7079 int i;
7080
7081 for (i = 0; i < rdev->pm.dpm.num_ps; i++) {
7082 kfree(rdev->pm.dpm.ps[i].ps_priv);
7083 }
7084 kfree(rdev->pm.dpm.ps);
7085 kfree(rdev->pm.dpm.priv);
7086 kfree(rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);
7087 r600_free_extended_power_table(rdev);
7088 }
7089
7090 void si_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
7091 struct seq_file *m)
7092 {
7093 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
7094 struct radeon_ps *rps = &eg_pi->current_rps;
7095 struct ni_ps *ps = ni_get_ps(rps);
7096 struct rv7xx_pl *pl;
7097 u32 current_index =
7098 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) & CURRENT_STATE_INDEX_MASK) >>
7099 CURRENT_STATE_INDEX_SHIFT;
7100
7101 if (current_index >= ps->performance_level_count) {
7102 seq_printf(m, "invalid dpm profile %d\n", current_index);
7103 } else {
7104 pl = &ps->performance_levels[current_index];
7105 seq_printf(m, "uvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk);
7106 seq_printf(m, "power level %d sclk: %u mclk: %u vddc: %u vddci: %u pcie gen: %u\n",
7107 current_index, pl->sclk, pl->mclk, pl->vddc, pl->vddci, pl->pcie_gen + 1);
7108 }
7109 }
7110
7111 u32 si_dpm_get_current_sclk(struct radeon_device *rdev)
7112 {
7113 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
7114 struct radeon_ps *rps = &eg_pi->current_rps;
7115 struct ni_ps *ps = ni_get_ps(rps);
7116 struct rv7xx_pl *pl;
7117 u32 current_index =
7118 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) & CURRENT_STATE_INDEX_MASK) >>
7119 CURRENT_STATE_INDEX_SHIFT;
7120
7121 if (current_index >= ps->performance_level_count) {
7122 return 0;
7123 } else {
7124 pl = &ps->performance_levels[current_index];
7125 return pl->sclk;
7126 }
7127 }
7128
7129 u32 si_dpm_get_current_mclk(struct radeon_device *rdev)
7130 {
7131 struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
7132 struct radeon_ps *rps = &eg_pi->current_rps;
7133 struct ni_ps *ps = ni_get_ps(rps);
7134 struct rv7xx_pl *pl;
7135 u32 current_index =
7136 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) & CURRENT_STATE_INDEX_MASK) >>
7137 CURRENT_STATE_INDEX_SHIFT;
7138
7139 if (current_index >= ps->performance_level_count) {
7140 return 0;
7141 } else {
7142 pl = &ps->performance_levels[current_index];
7143 return pl->mclk;
7144 }
7145 }
Linux with added FPC-III support