2 * linux/arch/arm/mach-integrator/integrator_cp.c
4 * Copyright (C) 2003 Deep Blue Solutions Ltd
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License.
10 #include <linux/types.h>
11 #include <linux/kernel.h>
12 #include <linux/init.h>
13 #include <linux/list.h>
14 #include <linux/platform_device.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/string.h>
17 #include <linux/device.h>
18 #include <linux/amba/bus.h>
19 #include <linux/amba/kmi.h>
20 #include <linux/amba/clcd.h>
21 #include <linux/amba/mmci.h>
23 #include <linux/irqchip/versatile-fpga.h>
24 #include <linux/gfp.h>
25 #include <linux/mtd/physmap.h>
26 #include <linux/platform_data/clk-integrator.h>
27 #include <linux/of_irq.h>
28 #include <linux/of_address.h>
29 #include <linux/of_platform.h>
30 #include <linux/sys_soc.h>
32 #include <mach/hardware.h>
33 #include <mach/platform.h>
34 #include <asm/setup.h>
35 #include <asm/mach-types.h>
36 #include <asm/hardware/arm_timer.h>
37 #include <asm/hardware/icst.h>
41 #include <mach/irqs.h>
43 #include <asm/mach/arch.h>
44 #include <asm/mach/irq.h>
45 #include <asm/mach/map.h>
46 #include <asm/mach/time.h>
48 #include <asm/hardware/timer-sp.h>
50 #include <plat/clcd.h>
51 #include <plat/sched_clock.h>
55 /* Base address to the CP controller */
56 static void __iomem
*intcp_con_base
;
58 #define INTCP_PA_FLASH_BASE 0x24000000
60 #define INTCP_PA_CLCD_BASE 0xc0000000
62 #define INTCP_FLASHPROG 0x04
63 #define CINTEGRATOR_FLASHPROG_FLVPPEN (1 << 0)
64 #define CINTEGRATOR_FLASHPROG_FLWREN (1 << 1)
68 * f1000000 10000000 Core module registers
69 * f1100000 11000000 System controller registers
70 * f1200000 12000000 EBI registers
71 * f1300000 13000000 Counter/Timer
72 * f1400000 14000000 Interrupt controller
73 * f1600000 16000000 UART 0
74 * f1700000 17000000 UART 1
75 * f1a00000 1a000000 Debug LEDs
76 * fc900000 c9000000 GPIO
77 * fca00000 ca000000 SIC
78 * fcb00000 cb000000 CP system control
81 static struct map_desc intcp_io_desc
[] __initdata __maybe_unused
= {
83 .virtual = IO_ADDRESS(INTEGRATOR_HDR_BASE
),
84 .pfn
= __phys_to_pfn(INTEGRATOR_HDR_BASE
),
88 .virtual = IO_ADDRESS(INTEGRATOR_EBI_BASE
),
89 .pfn
= __phys_to_pfn(INTEGRATOR_EBI_BASE
),
93 .virtual = IO_ADDRESS(INTEGRATOR_CT_BASE
),
94 .pfn
= __phys_to_pfn(INTEGRATOR_CT_BASE
),
98 .virtual = IO_ADDRESS(INTEGRATOR_IC_BASE
),
99 .pfn
= __phys_to_pfn(INTEGRATOR_IC_BASE
),
103 .virtual = IO_ADDRESS(INTEGRATOR_UART0_BASE
),
104 .pfn
= __phys_to_pfn(INTEGRATOR_UART0_BASE
),
108 .virtual = IO_ADDRESS(INTEGRATOR_DBG_BASE
),
109 .pfn
= __phys_to_pfn(INTEGRATOR_DBG_BASE
),
113 .virtual = IO_ADDRESS(INTEGRATOR_CP_GPIO_BASE
),
114 .pfn
= __phys_to_pfn(INTEGRATOR_CP_GPIO_BASE
),
118 .virtual = IO_ADDRESS(INTEGRATOR_CP_SIC_BASE
),
119 .pfn
= __phys_to_pfn(INTEGRATOR_CP_SIC_BASE
),
125 static void __init
intcp_map_io(void)
127 iotable_init(intcp_io_desc
, ARRAY_SIZE(intcp_io_desc
));
133 static int intcp_flash_init(struct platform_device
*dev
)
137 val
= readl(intcp_con_base
+ INTCP_FLASHPROG
);
138 val
|= CINTEGRATOR_FLASHPROG_FLWREN
;
139 writel(val
, intcp_con_base
+ INTCP_FLASHPROG
);
144 static void intcp_flash_exit(struct platform_device
*dev
)
148 val
= readl(intcp_con_base
+ INTCP_FLASHPROG
);
149 val
&= ~(CINTEGRATOR_FLASHPROG_FLVPPEN
|CINTEGRATOR_FLASHPROG_FLWREN
);
150 writel(val
, intcp_con_base
+ INTCP_FLASHPROG
);
153 static void intcp_flash_set_vpp(struct platform_device
*pdev
, int on
)
157 val
= readl(intcp_con_base
+ INTCP_FLASHPROG
);
159 val
|= CINTEGRATOR_FLASHPROG_FLVPPEN
;
161 val
&= ~CINTEGRATOR_FLASHPROG_FLVPPEN
;
162 writel(val
, intcp_con_base
+ INTCP_FLASHPROG
);
165 static struct physmap_flash_data intcp_flash_data
= {
167 .init
= intcp_flash_init
,
168 .exit
= intcp_flash_exit
,
169 .set_vpp
= intcp_flash_set_vpp
,
173 * It seems that the card insertion interrupt remains active after
174 * we've acknowledged it. We therefore ignore the interrupt, and
175 * rely on reading it from the SIC. This also means that we must
176 * clear the latched interrupt.
178 static unsigned int mmc_status(struct device
*dev
)
180 unsigned int status
= readl(__io_address(0xca000000 + 4));
181 writel(8, intcp_con_base
+ 8);
186 static struct mmci_platform_data mmc_data
= {
187 .ocr_mask
= MMC_VDD_32_33
|MMC_VDD_33_34
,
188 .status
= mmc_status
,
197 * Ensure VGA is selected.
199 static void cp_clcd_enable(struct clcd_fb
*fb
)
201 struct fb_var_screeninfo
*var
= &fb
->fb
.var
;
202 u32 val
= CM_CTRL_STATIC1
| CM_CTRL_STATIC2
203 | CM_CTRL_LCDEN0
| CM_CTRL_LCDEN1
;
205 if (var
->bits_per_pixel
<= 8 ||
206 (var
->bits_per_pixel
== 16 && var
->green
.length
== 5))
207 /* Pseudocolor, RGB555, BGR555 */
208 val
|= CM_CTRL_LCDMUXSEL_VGA555_TFT555
;
209 else if (fb
->fb
.var
.bits_per_pixel
<= 16)
210 /* truecolor RGB565 */
211 val
|= CM_CTRL_LCDMUXSEL_VGA565_TFT555
;
213 val
= 0; /* no idea for this, don't trust the docs */
215 cm_control(CM_CTRL_LCDMUXSEL_MASK
|
221 CM_CTRL_n24BITEN
, val
);
224 static int cp_clcd_setup(struct clcd_fb
*fb
)
226 fb
->panel
= versatile_clcd_get_panel("VGA");
230 return versatile_clcd_setup_dma(fb
, SZ_1M
);
233 static struct clcd_board clcd_data
= {
234 .name
= "Integrator/CP",
235 .caps
= CLCD_CAP_5551
| CLCD_CAP_RGB565
| CLCD_CAP_888
,
236 .check
= clcdfb_check
,
237 .decode
= clcdfb_decode
,
238 .enable
= cp_clcd_enable
,
239 .setup
= cp_clcd_setup
,
240 .mmap
= versatile_clcd_mmap_dma
,
241 .remove
= versatile_clcd_remove_dma
,
244 #define REFCOUNTER (__io_address(INTEGRATOR_HDR_BASE) + 0x28)
246 static void __init
intcp_init_early(void)
248 #ifdef CONFIG_PLAT_VERSATILE_SCHED_CLOCK
249 versatile_sched_clock_init(REFCOUNTER
, 24000000);
254 static const struct of_device_id fpga_irq_of_match
[] __initconst
= {
255 { .compatible
= "arm,versatile-fpga-irq", .data
= fpga_irq_of_init
, },
259 static void __init
intcp_init_irq_of(void)
261 of_irq_init(fpga_irq_of_match
);
262 integrator_clk_init(true);
266 * For the Device Tree, add in the UART, MMC and CLCD specifics as AUXDATA
267 * and enforce the bus names since these are used for clock lookups.
269 static struct of_dev_auxdata intcp_auxdata_lookup
[] __initdata
= {
270 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_RTC_BASE
,
272 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_UART0_BASE
,
274 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_UART1_BASE
,
276 OF_DEV_AUXDATA("arm,primecell", KMI0_BASE
,
278 OF_DEV_AUXDATA("arm,primecell", KMI1_BASE
,
280 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_CP_MMC_BASE
,
282 OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_CP_AACI_BASE
,
284 OF_DEV_AUXDATA("arm,primecell", INTCP_PA_CLCD_BASE
,
286 OF_DEV_AUXDATA("cfi-flash", INTCP_PA_FLASH_BASE
,
287 "physmap-flash", &intcp_flash_data
),
291 static void __init
intcp_init_of(void)
293 struct device_node
*root
;
294 struct device_node
*cpcon
;
295 struct device
*parent
;
296 struct soc_device
*soc_dev
;
297 struct soc_device_attribute
*soc_dev_attr
;
301 /* Here we create an SoC device for the root node */
302 root
= of_find_node_by_path("/");
305 cpcon
= of_find_node_by_path("/cpcon");
309 intcp_con_base
= of_iomap(cpcon
, 0);
313 intcp_sc_id
= readl(intcp_con_base
);
315 soc_dev_attr
= kzalloc(sizeof(*soc_dev_attr
), GFP_KERNEL
);
319 err
= of_property_read_string(root
, "compatible",
320 &soc_dev_attr
->soc_id
);
323 err
= of_property_read_string(root
, "model", &soc_dev_attr
->machine
);
326 soc_dev_attr
->family
= "Integrator";
327 soc_dev_attr
->revision
= kasprintf(GFP_KERNEL
, "%c",
328 'A' + (intcp_sc_id
& 0x0f));
330 soc_dev
= soc_device_register(soc_dev_attr
);
331 if (IS_ERR(soc_dev
)) {
332 kfree(soc_dev_attr
->revision
);
337 parent
= soc_device_to_device(soc_dev
);
338 integrator_init_sysfs(parent
, intcp_sc_id
);
339 of_platform_populate(root
, of_default_bus_match_table
,
340 intcp_auxdata_lookup
, parent
);
343 static const char * intcp_dt_board_compat
[] = {
348 DT_MACHINE_START(INTEGRATOR_CP_DT
, "ARM Integrator/CP (Device Tree)")
349 .reserve
= integrator_reserve
,
350 .map_io
= intcp_map_io
,
351 .init_early
= intcp_init_early
,
352 .init_irq
= intcp_init_irq_of
,
353 .handle_irq
= fpga_handle_irq
,
354 .init_machine
= intcp_init_of
,
355 .restart
= integrator_restart
,
356 .dt_compat
= intcp_dt_board_compat
,
364 * For the ATAG boot some static mappings are needed. This will
365 * go away with the ATAG support down the road.
368 static struct map_desc intcp_io_desc_atag
[] __initdata
= {
370 .virtual = IO_ADDRESS(INTEGRATOR_CP_CTL_BASE
),
371 .pfn
= __phys_to_pfn(INTEGRATOR_CP_CTL_BASE
),
377 static void __init
intcp_map_io_atag(void)
379 iotable_init(intcp_io_desc_atag
, ARRAY_SIZE(intcp_io_desc_atag
));
380 intcp_con_base
= __io_address(INTEGRATOR_CP_CTL_BASE
);
386 * This is where non-devicetree initialization code is collected and stashed
387 * for eventual deletion.
390 #define INTCP_FLASH_SIZE SZ_32M
392 static struct resource intcp_flash_resource
= {
393 .start
= INTCP_PA_FLASH_BASE
,
394 .end
= INTCP_PA_FLASH_BASE
+ INTCP_FLASH_SIZE
- 1,
395 .flags
= IORESOURCE_MEM
,
398 static struct platform_device intcp_flash_device
= {
399 .name
= "physmap-flash",
402 .platform_data
= &intcp_flash_data
,
405 .resource
= &intcp_flash_resource
,
408 #define INTCP_ETH_SIZE 0x10
410 static struct resource smc91x_resources
[] = {
412 .start
= INTEGRATOR_CP_ETH_BASE
,
413 .end
= INTEGRATOR_CP_ETH_BASE
+ INTCP_ETH_SIZE
- 1,
414 .flags
= IORESOURCE_MEM
,
417 .start
= IRQ_CP_ETHINT
,
418 .end
= IRQ_CP_ETHINT
,
419 .flags
= IORESOURCE_IRQ
,
423 static struct platform_device smc91x_device
= {
426 .num_resources
= ARRAY_SIZE(smc91x_resources
),
427 .resource
= smc91x_resources
,
430 static struct platform_device
*intcp_devs
[] __initdata
= {
435 #define INTCP_VA_CIC_BASE __io_address(INTEGRATOR_HDR_BASE + 0x40)
436 #define INTCP_VA_PIC_BASE __io_address(INTEGRATOR_IC_BASE)
437 #define INTCP_VA_SIC_BASE __io_address(INTEGRATOR_CP_SIC_BASE)
439 static void __init
intcp_init_irq(void)
441 u32 pic_mask
, cic_mask
, sic_mask
;
443 /* These masks are for the HW IRQ registers */
444 pic_mask
= ~((~0u) << (11 - 0));
445 pic_mask
|= (~((~0u) << (29 - 22))) << 22;
446 cic_mask
= ~((~0u) << (1 + IRQ_CIC_END
- IRQ_CIC_START
));
447 sic_mask
= ~((~0u) << (1 + IRQ_SIC_END
- IRQ_SIC_START
));
450 * Disable all interrupt sources
452 writel(0xffffffff, INTCP_VA_PIC_BASE
+ IRQ_ENABLE_CLEAR
);
453 writel(0xffffffff, INTCP_VA_PIC_BASE
+ FIQ_ENABLE_CLEAR
);
454 writel(0xffffffff, INTCP_VA_CIC_BASE
+ IRQ_ENABLE_CLEAR
);
455 writel(0xffffffff, INTCP_VA_CIC_BASE
+ FIQ_ENABLE_CLEAR
);
456 writel(sic_mask
, INTCP_VA_SIC_BASE
+ IRQ_ENABLE_CLEAR
);
457 writel(sic_mask
, INTCP_VA_SIC_BASE
+ FIQ_ENABLE_CLEAR
);
459 fpga_irq_init(INTCP_VA_PIC_BASE
, "PIC", IRQ_PIC_START
,
462 fpga_irq_init(INTCP_VA_CIC_BASE
, "CIC", IRQ_CIC_START
,
465 fpga_irq_init(INTCP_VA_SIC_BASE
, "SIC", IRQ_SIC_START
,
466 IRQ_CP_CPPLDINT
, sic_mask
, NULL
);
468 integrator_clk_init(true);
471 #define TIMER0_VA_BASE __io_address(INTEGRATOR_TIMER0_BASE)
472 #define TIMER1_VA_BASE __io_address(INTEGRATOR_TIMER1_BASE)
473 #define TIMER2_VA_BASE __io_address(INTEGRATOR_TIMER2_BASE)
475 static void __init
cp_timer_init(void)
477 writel(0, TIMER0_VA_BASE
+ TIMER_CTRL
);
478 writel(0, TIMER1_VA_BASE
+ TIMER_CTRL
);
479 writel(0, TIMER2_VA_BASE
+ TIMER_CTRL
);
481 sp804_clocksource_init(TIMER2_VA_BASE
, "timer2");
482 sp804_clockevents_init(TIMER1_VA_BASE
, IRQ_TIMERINT1
, "timer1");
485 #define INTEGRATOR_CP_MMC_IRQS { IRQ_CP_MMCIINT0, IRQ_CP_MMCIINT1 }
486 #define INTEGRATOR_CP_AACI_IRQS { IRQ_CP_AACIINT }
488 static AMBA_APB_DEVICE(mmc
, "mmci", 0, INTEGRATOR_CP_MMC_BASE
,
489 INTEGRATOR_CP_MMC_IRQS
, &mmc_data
);
491 static AMBA_APB_DEVICE(aaci
, "aaci", 0, INTEGRATOR_CP_AACI_BASE
,
492 INTEGRATOR_CP_AACI_IRQS
, NULL
);
494 static AMBA_AHB_DEVICE(clcd
, "clcd", 0, INTCP_PA_CLCD_BASE
,
495 { IRQ_CP_CLCDCINT
}, &clcd_data
);
497 static struct amba_device
*amba_devs
[] __initdata
= {
503 static void __init
intcp_init(void)
507 platform_add_devices(intcp_devs
, ARRAY_SIZE(intcp_devs
));
509 for (i
= 0; i
< ARRAY_SIZE(amba_devs
); i
++) {
510 struct amba_device
*d
= amba_devs
[i
];
511 amba_device_register(d
, &iomem_resource
);
513 integrator_init(true);
516 MACHINE_START(CINTEGRATOR
, "ARM-IntegratorCP")
517 /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
518 .atag_offset
= 0x100,
519 .reserve
= integrator_reserve
,
520 .map_io
= intcp_map_io_atag
,
521 .init_early
= intcp_init_early
,
522 .init_irq
= intcp_init_irq
,
523 .handle_irq
= fpga_handle_irq
,
524 .init_time
= cp_timer_init
,
525 .init_machine
= intcp_init
,
526 .restart
= integrator_restart
,