2 * Copyright (C) 2010 Google, Inc.
5 * Colin Cross <ccross@google.com>
6 * Erik Gilling <konkers@google.com>
8 * This software is licensed under the terms of the GNU General Public
9 * License version 2, as published by the Free Software Foundation, and
10 * may be copied, distributed, and modified under those terms.
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
19 #ifndef __MACH_TEGRA_IOMAP_H
20 #define __MACH_TEGRA_IOMAP_H
22 #include <asm/sizes.h>
24 #define TEGRA_IRAM_BASE 0x40000000
25 #define TEGRA_IRAM_SIZE SZ_256K
27 #define TEGRA_IRAM_CODE_AREA (TEGRA_IRAM_BASE + SZ_4K)
29 #define TEGRA_HOST1X_BASE 0x50000000
30 #define TEGRA_HOST1X_SIZE 0x24000
32 #define TEGRA_ARM_PERIF_BASE 0x50040000
33 #define TEGRA_ARM_PERIF_SIZE SZ_8K
35 #define TEGRA_ARM_PL310_BASE 0x50043000
36 #define TEGRA_ARM_PL310_SIZE SZ_4K
38 #define TEGRA_ARM_INT_DIST_BASE 0x50041000
39 #define TEGRA_ARM_INT_DIST_SIZE SZ_4K
41 #define TEGRA_MPE_BASE 0x54040000
42 #define TEGRA_MPE_SIZE SZ_256K
44 #define TEGRA_VI_BASE 0x54080000
45 #define TEGRA_VI_SIZE SZ_256K
47 #define TEGRA_ISP_BASE 0x54100000
48 #define TEGRA_ISP_SIZE SZ_256K
50 #define TEGRA_DISPLAY_BASE 0x54200000
51 #define TEGRA_DISPLAY_SIZE SZ_256K
53 #define TEGRA_DISPLAY2_BASE 0x54240000
54 #define TEGRA_DISPLAY2_SIZE SZ_256K
56 #define TEGRA_HDMI_BASE 0x54280000
57 #define TEGRA_HDMI_SIZE SZ_256K
59 #define TEGRA_GART_BASE 0x58000000
60 #define TEGRA_GART_SIZE SZ_32M
62 #define TEGRA_RES_SEMA_BASE 0x60001000
63 #define TEGRA_RES_SEMA_SIZE SZ_4K
65 #define TEGRA_PRIMARY_ICTLR_BASE 0x60004000
66 #define TEGRA_PRIMARY_ICTLR_SIZE SZ_64
68 #define TEGRA_SECONDARY_ICTLR_BASE 0x60004100
69 #define TEGRA_SECONDARY_ICTLR_SIZE SZ_64
71 #define TEGRA_TERTIARY_ICTLR_BASE 0x60004200
72 #define TEGRA_TERTIARY_ICTLR_SIZE SZ_64
74 #define TEGRA_QUATERNARY_ICTLR_BASE 0x60004300
75 #define TEGRA_QUATERNARY_ICTLR_SIZE SZ_64
77 #define TEGRA_QUINARY_ICTLR_BASE 0x60004400
78 #define TEGRA_QUINARY_ICTLR_SIZE SZ_64
80 #define TEGRA_TMR1_BASE 0x60005000
81 #define TEGRA_TMR1_SIZE SZ_8
83 #define TEGRA_TMR2_BASE 0x60005008
84 #define TEGRA_TMR2_SIZE SZ_8
86 #define TEGRA_TMRUS_BASE 0x60005010
87 #define TEGRA_TMRUS_SIZE SZ_64
89 #define TEGRA_TMR3_BASE 0x60005050
90 #define TEGRA_TMR3_SIZE SZ_8
92 #define TEGRA_TMR4_BASE 0x60005058
93 #define TEGRA_TMR4_SIZE SZ_8
95 #define TEGRA_CLK_RESET_BASE 0x60006000
96 #define TEGRA_CLK_RESET_SIZE SZ_4K
98 #define TEGRA_FLOW_CTRL_BASE 0x60007000
99 #define TEGRA_FLOW_CTRL_SIZE 20
101 #define TEGRA_AHB_DMA_BASE 0x60008000
102 #define TEGRA_AHB_DMA_SIZE SZ_4K
104 #define TEGRA_AHB_DMA_CH0_BASE 0x60009000
105 #define TEGRA_AHB_DMA_CH0_SIZE 32
107 #define TEGRA_APB_DMA_BASE 0x6000A000
108 #define TEGRA_APB_DMA_SIZE SZ_4K
110 #define TEGRA_APB_DMA_CH0_BASE 0x6000B000
111 #define TEGRA_APB_DMA_CH0_SIZE 32
113 #define TEGRA_AHB_GIZMO_BASE 0x6000C004
114 #define TEGRA_AHB_GIZMO_SIZE 0x10C
116 #define TEGRA_SB_BASE 0x6000C200
117 #define TEGRA_SB_SIZE 256
119 #define TEGRA_STATMON_BASE 0x6000C400
120 #define TEGRA_STATMON_SIZE SZ_1K
122 #define TEGRA_GPIO_BASE 0x6000D000
123 #define TEGRA_GPIO_SIZE SZ_4K
125 #define TEGRA_EXCEPTION_VECTORS_BASE 0x6000F000
126 #define TEGRA_EXCEPTION_VECTORS_SIZE SZ_4K
128 #define TEGRA_APB_MISC_BASE 0x70000000
129 #define TEGRA_APB_MISC_SIZE SZ_4K
131 #define TEGRA_APB_MISC_DAS_BASE 0x70000c00
132 #define TEGRA_APB_MISC_DAS_SIZE SZ_128
134 #define TEGRA_AC97_BASE 0x70002000
135 #define TEGRA_AC97_SIZE SZ_512
137 #define TEGRA_SPDIF_BASE 0x70002400
138 #define TEGRA_SPDIF_SIZE SZ_512
140 #define TEGRA_I2S1_BASE 0x70002800
141 #define TEGRA_I2S1_SIZE SZ_256
143 #define TEGRA_I2S2_BASE 0x70002A00
144 #define TEGRA_I2S2_SIZE SZ_256
146 #define TEGRA_UARTA_BASE 0x70006000
147 #define TEGRA_UARTA_SIZE SZ_64
149 #define TEGRA_UARTB_BASE 0x70006040
150 #define TEGRA_UARTB_SIZE SZ_64
152 #define TEGRA_UARTC_BASE 0x70006200
153 #define TEGRA_UARTC_SIZE SZ_256
155 #define TEGRA_UARTD_BASE 0x70006300
156 #define TEGRA_UARTD_SIZE SZ_256
158 #define TEGRA_UARTE_BASE 0x70006400
159 #define TEGRA_UARTE_SIZE SZ_256
161 #define TEGRA_NAND_BASE 0x70008000
162 #define TEGRA_NAND_SIZE SZ_256
164 #define TEGRA_HSMMC_BASE 0x70008500
165 #define TEGRA_HSMMC_SIZE SZ_256
167 #define TEGRA_SNOR_BASE 0x70009000
168 #define TEGRA_SNOR_SIZE SZ_4K
170 #define TEGRA_PWFM_BASE 0x7000A000
171 #define TEGRA_PWFM_SIZE SZ_256
173 #define TEGRA_PWFM0_BASE 0x7000A000
174 #define TEGRA_PWFM0_SIZE 4
176 #define TEGRA_PWFM1_BASE 0x7000A010
177 #define TEGRA_PWFM1_SIZE 4
179 #define TEGRA_PWFM2_BASE 0x7000A020
180 #define TEGRA_PWFM2_SIZE 4
182 #define TEGRA_PWFM3_BASE 0x7000A030
183 #define TEGRA_PWFM3_SIZE 4
185 #define TEGRA_MIPI_BASE 0x7000B000
186 #define TEGRA_MIPI_SIZE SZ_256
188 #define TEGRA_I2C_BASE 0x7000C000
189 #define TEGRA_I2C_SIZE SZ_256
191 #define TEGRA_TWC_BASE 0x7000C100
192 #define TEGRA_TWC_SIZE SZ_256
194 #define TEGRA_SPI_BASE 0x7000C380
195 #define TEGRA_SPI_SIZE 48
197 #define TEGRA_I2C2_BASE 0x7000C400
198 #define TEGRA_I2C2_SIZE SZ_256
200 #define TEGRA_I2C3_BASE 0x7000C500
201 #define TEGRA_I2C3_SIZE SZ_256
203 #define TEGRA_OWR_BASE 0x7000C600
204 #define TEGRA_OWR_SIZE 80
206 #define TEGRA_DVC_BASE 0x7000D000
207 #define TEGRA_DVC_SIZE SZ_512
209 #define TEGRA_SPI1_BASE 0x7000D400
210 #define TEGRA_SPI1_SIZE SZ_512
212 #define TEGRA_SPI2_BASE 0x7000D600
213 #define TEGRA_SPI2_SIZE SZ_512
215 #define TEGRA_SPI3_BASE 0x7000D800
216 #define TEGRA_SPI3_SIZE SZ_512
218 #define TEGRA_SPI4_BASE 0x7000DA00
219 #define TEGRA_SPI4_SIZE SZ_512
221 #define TEGRA_RTC_BASE 0x7000E000
222 #define TEGRA_RTC_SIZE SZ_256
224 #define TEGRA_KBC_BASE 0x7000E200
225 #define TEGRA_KBC_SIZE SZ_256
227 #define TEGRA_PMC_BASE 0x7000E400
228 #define TEGRA_PMC_SIZE SZ_256
230 #define TEGRA_MC_BASE 0x7000F000
231 #define TEGRA_MC_SIZE SZ_1K
233 #define TEGRA_EMC_BASE 0x7000F400
234 #define TEGRA_EMC_SIZE SZ_1K
236 #define TEGRA_FUSE_BASE 0x7000F800
237 #define TEGRA_FUSE_SIZE SZ_1K
239 #define TEGRA_KFUSE_BASE 0x7000FC00
240 #define TEGRA_KFUSE_SIZE SZ_1K
242 #define TEGRA_EMC0_BASE 0x7001A000
243 #define TEGRA_EMC0_SIZE SZ_2K
245 #define TEGRA_EMC1_BASE 0x7001A800
246 #define TEGRA_EMC1_SIZE SZ_2K
248 #define TEGRA_CSITE_BASE 0x70040000
249 #define TEGRA_CSITE_SIZE SZ_256K
251 #define TEGRA_SDMMC1_BASE 0xC8000000
252 #define TEGRA_SDMMC1_SIZE SZ_512
254 #define TEGRA_SDMMC2_BASE 0xC8000200
255 #define TEGRA_SDMMC2_SIZE SZ_512
257 #define TEGRA_SDMMC3_BASE 0xC8000400
258 #define TEGRA_SDMMC3_SIZE SZ_512
260 #define TEGRA_SDMMC4_BASE 0xC8000600
261 #define TEGRA_SDMMC4_SIZE SZ_512
263 /* On TEGRA, many peripherals are very closely packed in
264 * two 256MB io windows (that actually only use about 64KB
265 * at the start of each).
267 * We will just map the first 1MB of each window (to minimize
268 * pt entries needed) and provide a macro to transform physical
269 * io addresses to an appropriate void __iomem *.
273 #define IO_IRAM_PHYS 0x40000000
274 #define IO_IRAM_VIRT IOMEM(0xFE400000)
275 #define IO_IRAM_SIZE SZ_256K
277 #define IO_CPU_PHYS 0x50040000
278 #define IO_CPU_VIRT IOMEM(0xFE000000)
279 #define IO_CPU_SIZE SZ_16K
281 #define IO_PPSB_PHYS 0x60000000
282 #define IO_PPSB_VIRT IOMEM(0xFE200000)
283 #define IO_PPSB_SIZE SZ_1M
285 #define IO_APB_PHYS 0x70000000
286 #define IO_APB_VIRT IOMEM(0xFE300000)
287 #define IO_APB_SIZE SZ_1M
289 #define IO_TO_VIRT_BETWEEN(p, st, sz) ((p) >= (st) && (p) < ((st) + (sz)))
290 #define IO_TO_VIRT_XLATE(p, pst, vst) (((p) - (pst) + (vst)))
292 #define IO_TO_VIRT(n) ( \
293 IO_TO_VIRT_BETWEEN((n), IO_PPSB_PHYS, IO_PPSB_SIZE) ? \
294 IO_TO_VIRT_XLATE((n), IO_PPSB_PHYS, IO_PPSB_VIRT) : \
295 IO_TO_VIRT_BETWEEN((n), IO_APB_PHYS, IO_APB_SIZE) ? \
296 IO_TO_VIRT_XLATE((n), IO_APB_PHYS, IO_APB_VIRT) : \
297 IO_TO_VIRT_BETWEEN((n), IO_CPU_PHYS, IO_CPU_SIZE) ? \
298 IO_TO_VIRT_XLATE((n), IO_CPU_PHYS, IO_CPU_VIRT) : \
299 IO_TO_VIRT_BETWEEN((n), IO_IRAM_PHYS, IO_IRAM_SIZE) ? \
300 IO_TO_VIRT_XLATE((n), IO_IRAM_PHYS, IO_IRAM_VIRT) : \
303 #define IO_ADDRESS(n) (IO_TO_VIRT(n))