[CPUFREQ] CodingStyle nits in cpufreq_stats.c
[linux/fpc-iii.git] / drivers / video / bw2.c
blob6577fdfdfc16ac2050874318dcabc03922ef8a20
1 /* bw2.c: BWTWO frame buffer driver
3 * Copyright (C) 2003 David S. Miller (davem@redhat.com)
4 * Copyright (C) 1996,1998 Jakub Jelinek (jj@ultra.linux.cz)
5 * Copyright (C) 1996 Miguel de Icaza (miguel@nuclecu.unam.mx)
6 * Copyright (C) 1997 Eddie C. Dost (ecd@skynet.be)
8 * Driver layout based loosely on tgafb.c, see that file for credits.
9 */
11 #include <linux/module.h>
12 #include <linux/kernel.h>
13 #include <linux/errno.h>
14 #include <linux/string.h>
15 #include <linux/slab.h>
16 #include <linux/delay.h>
17 #include <linux/init.h>
18 #include <linux/fb.h>
19 #include <linux/mm.h>
21 #include <asm/io.h>
22 #include <asm/sbus.h>
23 #include <asm/oplib.h>
24 #include <asm/fbio.h>
26 #ifdef CONFIG_SPARC32
27 #include <asm/sun4paddr.h>
28 #endif
30 #include "sbuslib.h"
33 * Local functions.
36 static int bw2_blank(int, struct fb_info *);
38 static int bw2_mmap(struct fb_info *, struct vm_area_struct *);
39 static int bw2_ioctl(struct fb_info *, unsigned int, unsigned long);
42 * Frame buffer operations
45 static struct fb_ops bw2_ops = {
46 .owner = THIS_MODULE,
47 .fb_blank = bw2_blank,
48 .fb_fillrect = cfb_fillrect,
49 .fb_copyarea = cfb_copyarea,
50 .fb_imageblit = cfb_imageblit,
51 .fb_mmap = bw2_mmap,
52 .fb_ioctl = bw2_ioctl,
53 #ifdef CONFIG_COMPAT
54 .fb_compat_ioctl = sbusfb_compat_ioctl,
55 #endif
58 /* OBio addresses for the bwtwo registers */
59 #define BWTWO_REGISTER_OFFSET 0x400000
61 struct bt_regs {
62 volatile u32 addr;
63 volatile u32 color_map;
64 volatile u32 control;
65 volatile u32 cursor;
68 struct bw2_regs {
69 struct bt_regs cmap;
70 volatile u8 control;
71 volatile u8 status;
72 volatile u8 cursor_start;
73 volatile u8 cursor_end;
74 volatile u8 h_blank_start;
75 volatile u8 h_blank_end;
76 volatile u8 h_sync_start;
77 volatile u8 h_sync_end;
78 volatile u8 comp_sync_end;
79 volatile u8 v_blank_start_high;
80 volatile u8 v_blank_start_low;
81 volatile u8 v_blank_end;
82 volatile u8 v_sync_start;
83 volatile u8 v_sync_end;
84 volatile u8 xfer_holdoff_start;
85 volatile u8 xfer_holdoff_end;
88 /* Status Register Constants */
89 #define BWTWO_SR_RES_MASK 0x70
90 #define BWTWO_SR_1600_1280 0x50
91 #define BWTWO_SR_1152_900_76_A 0x40
92 #define BWTWO_SR_1152_900_76_B 0x60
93 #define BWTWO_SR_ID_MASK 0x0f
94 #define BWTWO_SR_ID_MONO 0x02
95 #define BWTWO_SR_ID_MONO_ECL 0x03
96 #define BWTWO_SR_ID_MSYNC 0x04
97 #define BWTWO_SR_ID_NOCONN 0x0a
99 /* Control Register Constants */
100 #define BWTWO_CTL_ENABLE_INTS 0x80
101 #define BWTWO_CTL_ENABLE_VIDEO 0x40
102 #define BWTWO_CTL_ENABLE_TIMING 0x20
103 #define BWTWO_CTL_ENABLE_CURCMP 0x10
104 #define BWTWO_CTL_XTAL_MASK 0x0C
105 #define BWTWO_CTL_DIVISOR_MASK 0x03
107 /* Status Register Constants */
108 #define BWTWO_STAT_PENDING_INT 0x80
109 #define BWTWO_STAT_MSENSE_MASK 0x70
110 #define BWTWO_STAT_ID_MASK 0x0f
112 struct bw2_par {
113 spinlock_t lock;
114 struct bw2_regs __iomem *regs;
116 u32 flags;
117 #define BW2_FLAG_BLANKED 0x00000001
119 unsigned long physbase;
120 unsigned long fbsize;
122 struct sbus_dev *sdev;
126 * bw2_blank - Optional function. Blanks the display.
127 * @blank_mode: the blank mode we want.
128 * @info: frame buffer structure that represents a single frame buffer
130 static int
131 bw2_blank(int blank, struct fb_info *info)
133 struct bw2_par *par = (struct bw2_par *) info->par;
134 struct bw2_regs __iomem *regs = par->regs;
135 unsigned long flags;
136 u8 val;
138 spin_lock_irqsave(&par->lock, flags);
140 switch (blank) {
141 case FB_BLANK_UNBLANK: /* Unblanking */
142 val = sbus_readb(&regs->control);
143 val |= BWTWO_CTL_ENABLE_VIDEO;
144 sbus_writeb(val, &regs->control);
145 par->flags &= ~BW2_FLAG_BLANKED;
146 break;
148 case FB_BLANK_NORMAL: /* Normal blanking */
149 case FB_BLANK_VSYNC_SUSPEND: /* VESA blank (vsync off) */
150 case FB_BLANK_HSYNC_SUSPEND: /* VESA blank (hsync off) */
151 case FB_BLANK_POWERDOWN: /* Poweroff */
152 val = sbus_readb(&regs->control);
153 val &= ~BWTWO_CTL_ENABLE_VIDEO;
154 sbus_writeb(val, &regs->control);
155 par->flags |= BW2_FLAG_BLANKED;
156 break;
159 spin_unlock_irqrestore(&par->lock, flags);
161 return 0;
164 static struct sbus_mmap_map bw2_mmap_map[] = {
166 .size = SBUS_MMAP_FBSIZE(1)
168 { .size = 0 }
171 static int bw2_mmap(struct fb_info *info, struct vm_area_struct *vma)
173 struct bw2_par *par = (struct bw2_par *)info->par;
175 return sbusfb_mmap_helper(bw2_mmap_map,
176 par->physbase, par->fbsize,
177 (par->sdev ?
178 par->sdev->reg_addrs[0].which_io :
180 vma);
183 static int bw2_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)
185 struct bw2_par *par = (struct bw2_par *) info->par;
187 return sbusfb_ioctl_helper(cmd, arg, info,
188 FBTYPE_SUN2BW, 1, par->fbsize);
192 * Initialisation
195 static void
196 bw2_init_fix(struct fb_info *info, int linebytes)
198 strlcpy(info->fix.id, "bwtwo", sizeof(info->fix.id));
200 info->fix.type = FB_TYPE_PACKED_PIXELS;
201 info->fix.visual = FB_VISUAL_MONO01;
203 info->fix.line_length = linebytes;
205 info->fix.accel = FB_ACCEL_SUN_BWTWO;
208 static u8 bw2regs_1600[] __initdata = {
209 0x14, 0x8b, 0x15, 0x28, 0x16, 0x03, 0x17, 0x13,
210 0x18, 0x7b, 0x19, 0x05, 0x1a, 0x34, 0x1b, 0x2e,
211 0x1c, 0x00, 0x1d, 0x0a, 0x1e, 0xff, 0x1f, 0x01,
212 0x10, 0x21, 0
215 static u8 bw2regs_ecl[] __initdata = {
216 0x14, 0x65, 0x15, 0x1e, 0x16, 0x04, 0x17, 0x0c,
217 0x18, 0x5e, 0x19, 0x03, 0x1a, 0xa7, 0x1b, 0x23,
218 0x1c, 0x00, 0x1d, 0x08, 0x1e, 0xff, 0x1f, 0x01,
219 0x10, 0x20, 0
222 static u8 bw2regs_analog[] __initdata = {
223 0x14, 0xbb, 0x15, 0x2b, 0x16, 0x03, 0x17, 0x13,
224 0x18, 0xb0, 0x19, 0x03, 0x1a, 0xa6, 0x1b, 0x22,
225 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01,
226 0x10, 0x20, 0
229 static u8 bw2regs_76hz[] __initdata = {
230 0x14, 0xb7, 0x15, 0x27, 0x16, 0x03, 0x17, 0x0f,
231 0x18, 0xae, 0x19, 0x03, 0x1a, 0xae, 0x1b, 0x2a,
232 0x1c, 0x01, 0x1d, 0x09, 0x1e, 0xff, 0x1f, 0x01,
233 0x10, 0x24, 0
236 static u8 bw2regs_66hz[] __initdata = {
237 0x14, 0xbb, 0x15, 0x2b, 0x16, 0x04, 0x17, 0x14,
238 0x18, 0xae, 0x19, 0x03, 0x1a, 0xa8, 0x1b, 0x24,
239 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01,
240 0x10, 0x20, 0
243 static void bw2_do_default_mode(struct bw2_par *par, struct fb_info *info,
244 int *linebytes)
246 u8 status, mon;
247 u8 *p;
249 status = sbus_readb(&par->regs->status);
250 mon = status & BWTWO_SR_RES_MASK;
251 switch (status & BWTWO_SR_ID_MASK) {
252 case BWTWO_SR_ID_MONO_ECL:
253 if (mon == BWTWO_SR_1600_1280) {
254 p = bw2regs_1600;
255 info->var.xres = info->var.xres_virtual = 1600;
256 info->var.yres = info->var.yres_virtual = 1280;
257 *linebytes = 1600 / 8;
258 } else
259 p = bw2regs_ecl;
260 break;
262 case BWTWO_SR_ID_MONO:
263 p = bw2regs_analog;
264 break;
266 case BWTWO_SR_ID_MSYNC:
267 if (mon == BWTWO_SR_1152_900_76_A ||
268 mon == BWTWO_SR_1152_900_76_B)
269 p = bw2regs_76hz;
270 else
271 p = bw2regs_66hz;
272 break;
274 case BWTWO_SR_ID_NOCONN:
275 return;
277 default:
278 prom_printf("bw2: can't handle SR %02x\n",
279 status);
280 prom_halt();
282 for ( ; *p; p += 2) {
283 u8 __iomem *regp = &((u8 __iomem *)par->regs)[p[0]];
284 sbus_writeb(p[1], regp);
288 struct all_info {
289 struct fb_info info;
290 struct bw2_par par;
291 struct list_head list;
293 static LIST_HEAD(bw2_list);
295 static void bw2_init_one(struct sbus_dev *sdev)
297 struct all_info *all;
298 struct resource *resp;
299 #ifdef CONFIG_SUN4
300 struct resource res;
301 #endif
302 int linebytes;
304 all = kmalloc(sizeof(*all), GFP_KERNEL);
305 if (!all) {
306 printk(KERN_ERR "bw2: Cannot allocate memory.\n");
307 return;
309 memset(all, 0, sizeof(*all));
311 INIT_LIST_HEAD(&all->list);
313 spin_lock_init(&all->par.lock);
314 all->par.sdev = sdev;
316 #ifdef CONFIG_SUN4
317 if (!sdev) {
318 all->par.physbase = sun4_bwtwo_physaddr;
319 res.start = sun4_bwtwo_physaddr;
320 res.end = res.start + BWTWO_REGISTER_OFFSET + sizeof(struct bw2_regs) - 1;
321 res.flags = IORESOURCE_IO;
322 resp = &res;
323 all->info.var.xres = all->info.var.xres_virtual = 1152;
324 all->info.var.yres = all->info.var.yres_virtual = 900;
325 all->info.var.bits_per_pixel = 1;
326 linebytes = 1152 / 8;
327 } else
328 #else
330 BUG_ON(!sdev);
331 all->par.physbase = sdev->reg_addrs[0].phys_addr;
332 resp = &sdev->resource[0];
333 sbusfb_fill_var(&all->info.var, (sdev ? sdev->prom_node : 0), 1);
334 linebytes = prom_getintdefault(sdev->prom_node, "linebytes",
335 all->info.var.xres);
337 #endif
338 all->info.var.red.length = all->info.var.green.length =
339 all->info.var.blue.length = all->info.var.bits_per_pixel;
340 all->info.var.red.offset = all->info.var.green.offset =
341 all->info.var.blue.offset = 0;
343 all->par.regs = sbus_ioremap(resp, BWTWO_REGISTER_OFFSET,
344 sizeof(struct bw2_regs), "bw2 regs");
346 if (sdev && !prom_getbool(sdev->prom_node, "width"))
347 bw2_do_default_mode(&all->par, &all->info, &linebytes);
349 all->par.fbsize = PAGE_ALIGN(linebytes * all->info.var.yres);
351 all->info.flags = FBINFO_DEFAULT;
352 all->info.fbops = &bw2_ops;
353 #if defined(CONFIG_SPARC32)
354 if (sdev)
355 all->info.screen_base = (char __iomem *)
356 prom_getintdefault(sdev->prom_node, "address", 0);
357 #endif
358 if (!all->info.screen_base)
359 all->info.screen_base =
360 sbus_ioremap(resp, 0, all->par.fbsize, "bw2 ram");
361 all->info.par = &all->par;
363 bw2_blank(0, &all->info);
365 bw2_init_fix(&all->info, linebytes);
367 if (register_framebuffer(&all->info) < 0) {
368 printk(KERN_ERR "bw2: Could not register framebuffer.\n");
369 kfree(all);
370 return;
373 list_add(&all->list, &bw2_list);
375 printk("bw2: bwtwo at %lx:%lx\n",
376 (long) (sdev ? sdev->reg_addrs[0].which_io : 0),
377 (long) all->par.physbase);
380 int __init bw2_init(void)
382 struct sbus_bus *sbus;
383 struct sbus_dev *sdev;
385 if (fb_get_options("bw2fb", NULL))
386 return -ENODEV;
388 #ifdef CONFIG_SUN4
389 bw2_init_one(NULL);
390 #endif
391 for_all_sbusdev(sdev, sbus) {
392 if (!strcmp(sdev->prom_name, "bwtwo"))
393 bw2_init_one(sdev);
396 return 0;
399 void __exit bw2_exit(void)
401 struct list_head *pos, *tmp;
403 list_for_each_safe(pos, tmp, &bw2_list) {
404 struct all_info *all = list_entry(pos, typeof(*all), list);
406 unregister_framebuffer(&all->info);
407 kfree(all);
411 int __init
412 bw2_setup(char *arg)
414 /* No cmdline options yet... */
415 return 0;
418 module_init(bw2_init);
420 #ifdef MODULE
421 module_exit(bw2_exit);
422 #endif
424 MODULE_DESCRIPTION("framebuffer driver for BWTWO chipsets");
425 MODULE_AUTHOR("David S. Miller <davem@redhat.com>");
426 MODULE_LICENSE("GPL");