?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
vt: vt_ioctl: fix VT_DISALLOCATE freeing in-use virtual console
[linux/fpc-iii.git] / drivers / scsi / hisi_sas / hisi_sas_v2_hw.c
blobebc984ffe6a22cb49bf3c273826d77326470dfe8
1 /*
2 * Copyright (c) 2016 Linaro Ltd.
3 * Copyright (c) 2016 Hisilicon Limited.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 */
11
12 #include "hisi_sas.h"
13 #define DRV_NAME "hisi_sas_v2_hw"
14
15 /* global registers need init*/
16 #define DLVRY_QUEUE_ENABLE 0x0
17 #define IOST_BASE_ADDR_LO 0x8
18 #define IOST_BASE_ADDR_HI 0xc
19 #define ITCT_BASE_ADDR_LO 0x10
20 #define ITCT_BASE_ADDR_HI 0x14
21 #define IO_BROKEN_MSG_ADDR_LO 0x18
22 #define IO_BROKEN_MSG_ADDR_HI 0x1c
23 #define PHY_CONTEXT 0x20
24 #define PHY_STATE 0x24
25 #define PHY_PORT_NUM_MA 0x28
26 #define PORT_STATE 0x2c
27 #define PORT_STATE_PHY8_PORT_NUM_OFF 16
28 #define PORT_STATE_PHY8_PORT_NUM_MSK (0xf << PORT_STATE_PHY8_PORT_NUM_OFF)
29 #define PORT_STATE_PHY8_CONN_RATE_OFF 20
30 #define PORT_STATE_PHY8_CONN_RATE_MSK (0xf << PORT_STATE_PHY8_CONN_RATE_OFF)
31 #define PHY_CONN_RATE 0x30
32 #define HGC_TRANS_TASK_CNT_LIMIT 0x38
33 #define AXI_AHB_CLK_CFG 0x3c
34 #define ITCT_CLR 0x44
35 #define ITCT_CLR_EN_OFF 16
36 #define ITCT_CLR_EN_MSK (0x1 << ITCT_CLR_EN_OFF)
37 #define ITCT_DEV_OFF 0
38 #define ITCT_DEV_MSK (0x7ff << ITCT_DEV_OFF)
39 #define AXI_USER1 0x48
40 #define AXI_USER2 0x4c
41 #define IO_SATA_BROKEN_MSG_ADDR_LO 0x58
42 #define IO_SATA_BROKEN_MSG_ADDR_HI 0x5c
43 #define SATA_INITI_D2H_STORE_ADDR_LO 0x60
44 #define SATA_INITI_D2H_STORE_ADDR_HI 0x64
45 #define HGC_SAS_TX_OPEN_FAIL_RETRY_CTRL 0x84
46 #define HGC_SAS_TXFAIL_RETRY_CTRL 0x88
47 #define HGC_GET_ITV_TIME 0x90
48 #define DEVICE_MSG_WORK_MODE 0x94
49 #define OPENA_WT_CONTI_TIME 0x9c
50 #define I_T_NEXUS_LOSS_TIME 0xa0
51 #define MAX_CON_TIME_LIMIT_TIME 0xa4
52 #define BUS_INACTIVE_LIMIT_TIME 0xa8
53 #define REJECT_TO_OPEN_LIMIT_TIME 0xac
54 #define CFG_AGING_TIME 0xbc
55 #define HGC_DFX_CFG2 0xc0
56 #define HGC_IOMB_PROC1_STATUS 0x104
57 #define CFG_1US_TIMER_TRSH 0xcc
58 #define HGC_LM_DFX_STATUS2 0x128
59 #define HGC_LM_DFX_STATUS2_IOSTLIST_OFF 0
60 #define HGC_LM_DFX_STATUS2_IOSTLIST_MSK (0xfff << \
61 HGC_LM_DFX_STATUS2_IOSTLIST_OFF)
62 #define HGC_LM_DFX_STATUS2_ITCTLIST_OFF 12
63 #define HGC_LM_DFX_STATUS2_ITCTLIST_MSK (0x7ff << \
64 HGC_LM_DFX_STATUS2_ITCTLIST_OFF)
65 #define HGC_CQE_ECC_ADDR 0x13c
66 #define HGC_CQE_ECC_1B_ADDR_OFF 0
67 #define HGC_CQE_ECC_1B_ADDR_MSK (0x3f << HGC_CQE_ECC_1B_ADDR_OFF)
68 #define HGC_CQE_ECC_MB_ADDR_OFF 8
69 #define HGC_CQE_ECC_MB_ADDR_MSK (0x3f << HGC_CQE_ECC_MB_ADDR_OFF)
70 #define HGC_IOST_ECC_ADDR 0x140
71 #define HGC_IOST_ECC_1B_ADDR_OFF 0
72 #define HGC_IOST_ECC_1B_ADDR_MSK (0x3ff << HGC_IOST_ECC_1B_ADDR_OFF)
73 #define HGC_IOST_ECC_MB_ADDR_OFF 16
74 #define HGC_IOST_ECC_MB_ADDR_MSK (0x3ff << HGC_IOST_ECC_MB_ADDR_OFF)
75 #define HGC_DQE_ECC_ADDR 0x144
76 #define HGC_DQE_ECC_1B_ADDR_OFF 0
77 #define HGC_DQE_ECC_1B_ADDR_MSK (0xfff << HGC_DQE_ECC_1B_ADDR_OFF)
78 #define HGC_DQE_ECC_MB_ADDR_OFF 16
79 #define HGC_DQE_ECC_MB_ADDR_MSK (0xfff << HGC_DQE_ECC_MB_ADDR_OFF)
80 #define HGC_INVLD_DQE_INFO 0x148
81 #define HGC_INVLD_DQE_INFO_FB_CH0_OFF 9
82 #define HGC_INVLD_DQE_INFO_FB_CH0_MSK (0x1 << HGC_INVLD_DQE_INFO_FB_CH0_OFF)
83 #define HGC_INVLD_DQE_INFO_FB_CH3_OFF 18
84 #define HGC_ITCT_ECC_ADDR 0x150
85 #define HGC_ITCT_ECC_1B_ADDR_OFF 0
86 #define HGC_ITCT_ECC_1B_ADDR_MSK (0x3ff << \
87 HGC_ITCT_ECC_1B_ADDR_OFF)
88 #define HGC_ITCT_ECC_MB_ADDR_OFF 16
89 #define HGC_ITCT_ECC_MB_ADDR_MSK (0x3ff << \
90 HGC_ITCT_ECC_MB_ADDR_OFF)
91 #define HGC_AXI_FIFO_ERR_INFO 0x154
92 #define AXI_ERR_INFO_OFF 0
93 #define AXI_ERR_INFO_MSK (0xff << AXI_ERR_INFO_OFF)
94 #define FIFO_ERR_INFO_OFF 8
95 #define FIFO_ERR_INFO_MSK (0xff << FIFO_ERR_INFO_OFF)
96 #define INT_COAL_EN 0x19c
97 #define OQ_INT_COAL_TIME 0x1a0
98 #define OQ_INT_COAL_CNT 0x1a4
99 #define ENT_INT_COAL_TIME 0x1a8
100 #define ENT_INT_COAL_CNT 0x1ac
101 #define OQ_INT_SRC 0x1b0
102 #define OQ_INT_SRC_MSK 0x1b4
103 #define ENT_INT_SRC1 0x1b8
104 #define ENT_INT_SRC1_D2H_FIS_CH0_OFF 0
105 #define ENT_INT_SRC1_D2H_FIS_CH0_MSK (0x1 << ENT_INT_SRC1_D2H_FIS_CH0_OFF)
106 #define ENT_INT_SRC1_D2H_FIS_CH1_OFF 8
107 #define ENT_INT_SRC1_D2H_FIS_CH1_MSK (0x1 << ENT_INT_SRC1_D2H_FIS_CH1_OFF)
108 #define ENT_INT_SRC2 0x1bc
109 #define ENT_INT_SRC3 0x1c0
110 #define ENT_INT_SRC3_WP_DEPTH_OFF 8
111 #define ENT_INT_SRC3_IPTT_SLOT_NOMATCH_OFF 9
112 #define ENT_INT_SRC3_RP_DEPTH_OFF 10
113 #define ENT_INT_SRC3_AXI_OFF 11
114 #define ENT_INT_SRC3_FIFO_OFF 12
115 #define ENT_INT_SRC3_LM_OFF 14
116 #define ENT_INT_SRC3_ITC_INT_OFF 15
117 #define ENT_INT_SRC3_ITC_INT_MSK (0x1 << ENT_INT_SRC3_ITC_INT_OFF)
118 #define ENT_INT_SRC3_ABT_OFF 16
119 #define ENT_INT_SRC_MSK1 0x1c4
120 #define ENT_INT_SRC_MSK2 0x1c8
121 #define ENT_INT_SRC_MSK3 0x1cc
122 #define ENT_INT_SRC_MSK3_ENT95_MSK_OFF 31
123 #define ENT_INT_SRC_MSK3_ENT95_MSK_MSK (0x1 << ENT_INT_SRC_MSK3_ENT95_MSK_OFF)
124 #define SAS_ECC_INTR 0x1e8
125 #define SAS_ECC_INTR_DQE_ECC_1B_OFF 0
126 #define SAS_ECC_INTR_DQE_ECC_MB_OFF 1
127 #define SAS_ECC_INTR_IOST_ECC_1B_OFF 2
128 #define SAS_ECC_INTR_IOST_ECC_MB_OFF 3
129 #define SAS_ECC_INTR_ITCT_ECC_MB_OFF 4
130 #define SAS_ECC_INTR_ITCT_ECC_1B_OFF 5
131 #define SAS_ECC_INTR_IOSTLIST_ECC_MB_OFF 6
132 #define SAS_ECC_INTR_IOSTLIST_ECC_1B_OFF 7
133 #define SAS_ECC_INTR_ITCTLIST_ECC_1B_OFF 8
134 #define SAS_ECC_INTR_ITCTLIST_ECC_MB_OFF 9
135 #define SAS_ECC_INTR_CQE_ECC_1B_OFF 10
136 #define SAS_ECC_INTR_CQE_ECC_MB_OFF 11
137 #define SAS_ECC_INTR_NCQ_MEM0_ECC_MB_OFF 12
138 #define SAS_ECC_INTR_NCQ_MEM0_ECC_1B_OFF 13
139 #define SAS_ECC_INTR_NCQ_MEM1_ECC_MB_OFF 14
140 #define SAS_ECC_INTR_NCQ_MEM1_ECC_1B_OFF 15
141 #define SAS_ECC_INTR_NCQ_MEM2_ECC_MB_OFF 16
142 #define SAS_ECC_INTR_NCQ_MEM2_ECC_1B_OFF 17
143 #define SAS_ECC_INTR_NCQ_MEM3_ECC_MB_OFF 18
144 #define SAS_ECC_INTR_NCQ_MEM3_ECC_1B_OFF 19
145 #define SAS_ECC_INTR_MSK 0x1ec
146 #define HGC_ERR_STAT_EN 0x238
147 #define CQE_SEND_CNT 0x248
148 #define DLVRY_Q_0_BASE_ADDR_LO 0x260
149 #define DLVRY_Q_0_BASE_ADDR_HI 0x264
150 #define DLVRY_Q_0_DEPTH 0x268
151 #define DLVRY_Q_0_WR_PTR 0x26c
152 #define DLVRY_Q_0_RD_PTR 0x270
153 #define HYPER_STREAM_ID_EN_CFG 0xc80
154 #define OQ0_INT_SRC_MSK 0xc90
155 #define COMPL_Q_0_BASE_ADDR_LO 0x4e0
156 #define COMPL_Q_0_BASE_ADDR_HI 0x4e4
157 #define COMPL_Q_0_DEPTH 0x4e8
158 #define COMPL_Q_0_WR_PTR 0x4ec
159 #define COMPL_Q_0_RD_PTR 0x4f0
160 #define HGC_RXM_DFX_STATUS14 0xae8
161 #define HGC_RXM_DFX_STATUS14_MEM0_OFF 0
162 #define HGC_RXM_DFX_STATUS14_MEM0_MSK (0x1ff << \
163 HGC_RXM_DFX_STATUS14_MEM0_OFF)
164 #define HGC_RXM_DFX_STATUS14_MEM1_OFF 9
165 #define HGC_RXM_DFX_STATUS14_MEM1_MSK (0x1ff << \
166 HGC_RXM_DFX_STATUS14_MEM1_OFF)
167 #define HGC_RXM_DFX_STATUS14_MEM2_OFF 18
168 #define HGC_RXM_DFX_STATUS14_MEM2_MSK (0x1ff << \
169 HGC_RXM_DFX_STATUS14_MEM2_OFF)
170 #define HGC_RXM_DFX_STATUS15 0xaec
171 #define HGC_RXM_DFX_STATUS15_MEM3_OFF 0
172 #define HGC_RXM_DFX_STATUS15_MEM3_MSK (0x1ff << \
173 HGC_RXM_DFX_STATUS15_MEM3_OFF)
174 /* phy registers need init */
175 #define PORT_BASE (0x2000)
176
177 #define PHY_CFG (PORT_BASE + 0x0)
178 #define HARD_PHY_LINKRATE (PORT_BASE + 0x4)
179 #define PHY_CFG_ENA_OFF 0
180 #define PHY_CFG_ENA_MSK (0x1 << PHY_CFG_ENA_OFF)
181 #define PHY_CFG_DC_OPT_OFF 2
182 #define PHY_CFG_DC_OPT_MSK (0x1 << PHY_CFG_DC_OPT_OFF)
183 #define PROG_PHY_LINK_RATE (PORT_BASE + 0x8)
184 #define PROG_PHY_LINK_RATE_MAX_OFF 0
185 #define PROG_PHY_LINK_RATE_MAX_MSK (0xff << PROG_PHY_LINK_RATE_MAX_OFF)
186 #define PHY_CTRL (PORT_BASE + 0x14)
187 #define PHY_CTRL_RESET_OFF 0
188 #define PHY_CTRL_RESET_MSK (0x1 << PHY_CTRL_RESET_OFF)
189 #define SAS_PHY_CTRL (PORT_BASE + 0x20)
190 #define SL_CFG (PORT_BASE + 0x84)
191 #define PHY_PCN (PORT_BASE + 0x44)
192 #define SL_TOUT_CFG (PORT_BASE + 0x8c)
193 #define SL_CONTROL (PORT_BASE + 0x94)
194 #define SL_CONTROL_NOTIFY_EN_OFF 0
195 #define SL_CONTROL_NOTIFY_EN_MSK (0x1 << SL_CONTROL_NOTIFY_EN_OFF)
196 #define SL_CONTROL_CTA_OFF 17
197 #define SL_CONTROL_CTA_MSK (0x1 << SL_CONTROL_CTA_OFF)
198 #define RX_PRIMS_STATUS (PORT_BASE + 0x98)
199 #define RX_BCAST_CHG_OFF 1
200 #define RX_BCAST_CHG_MSK (0x1 << RX_BCAST_CHG_OFF)
201 #define TX_ID_DWORD0 (PORT_BASE + 0x9c)
202 #define TX_ID_DWORD1 (PORT_BASE + 0xa0)
203 #define TX_ID_DWORD2 (PORT_BASE + 0xa4)
204 #define TX_ID_DWORD3 (PORT_BASE + 0xa8)
205 #define TX_ID_DWORD4 (PORT_BASE + 0xaC)
206 #define TX_ID_DWORD5 (PORT_BASE + 0xb0)
207 #define TX_ID_DWORD6 (PORT_BASE + 0xb4)
208 #define TXID_AUTO (PORT_BASE + 0xb8)
209 #define TXID_AUTO_CT3_OFF 1
210 #define TXID_AUTO_CT3_MSK (0x1 << TXID_AUTO_CT3_OFF)
211 #define TXID_AUTO_CTB_OFF 11
212 #define TXID_AUTO_CTB_MSK (0x1 << TXID_AUTO_CTB_OFF)
213 #define TX_HARDRST_OFF 2
214 #define TX_HARDRST_MSK (0x1 << TX_HARDRST_OFF)
215 #define RX_IDAF_DWORD0 (PORT_BASE + 0xc4)
216 #define RX_IDAF_DWORD1 (PORT_BASE + 0xc8)
217 #define RX_IDAF_DWORD2 (PORT_BASE + 0xcc)
218 #define RX_IDAF_DWORD3 (PORT_BASE + 0xd0)
219 #define RX_IDAF_DWORD4 (PORT_BASE + 0xd4)
220 #define RX_IDAF_DWORD5 (PORT_BASE + 0xd8)
221 #define RX_IDAF_DWORD6 (PORT_BASE + 0xdc)
222 #define RXOP_CHECK_CFG_H (PORT_BASE + 0xfc)
223 #define CON_CONTROL (PORT_BASE + 0x118)
224 #define CON_CONTROL_CFG_OPEN_ACC_STP_OFF 0
225 #define CON_CONTROL_CFG_OPEN_ACC_STP_MSK \
226 (0x01 << CON_CONTROL_CFG_OPEN_ACC_STP_OFF)
227 #define DONE_RECEIVED_TIME (PORT_BASE + 0x11c)
228 #define CHL_INT0 (PORT_BASE + 0x1b4)
229 #define CHL_INT0_HOTPLUG_TOUT_OFF 0
230 #define CHL_INT0_HOTPLUG_TOUT_MSK (0x1 << CHL_INT0_HOTPLUG_TOUT_OFF)
231 #define CHL_INT0_SL_RX_BCST_ACK_OFF 1
232 #define CHL_INT0_SL_RX_BCST_ACK_MSK (0x1 << CHL_INT0_SL_RX_BCST_ACK_OFF)
233 #define CHL_INT0_SL_PHY_ENABLE_OFF 2
234 #define CHL_INT0_SL_PHY_ENABLE_MSK (0x1 << CHL_INT0_SL_PHY_ENABLE_OFF)
235 #define CHL_INT0_NOT_RDY_OFF 4
236 #define CHL_INT0_NOT_RDY_MSK (0x1 << CHL_INT0_NOT_RDY_OFF)
237 #define CHL_INT0_PHY_RDY_OFF 5
238 #define CHL_INT0_PHY_RDY_MSK (0x1 << CHL_INT0_PHY_RDY_OFF)
239 #define CHL_INT1 (PORT_BASE + 0x1b8)
240 #define CHL_INT1_DMAC_TX_ECC_ERR_OFF 15
241 #define CHL_INT1_DMAC_TX_ECC_ERR_MSK (0x1 << CHL_INT1_DMAC_TX_ECC_ERR_OFF)
242 #define CHL_INT1_DMAC_RX_ECC_ERR_OFF 17
243 #define CHL_INT1_DMAC_RX_ECC_ERR_MSK (0x1 << CHL_INT1_DMAC_RX_ECC_ERR_OFF)
244 #define CHL_INT1_DMAC_TX_AXI_WR_ERR_OFF 19
245 #define CHL_INT1_DMAC_TX_AXI_RD_ERR_OFF 20
246 #define CHL_INT1_DMAC_RX_AXI_WR_ERR_OFF 21
247 #define CHL_INT1_DMAC_RX_AXI_RD_ERR_OFF 22
248 #define CHL_INT2 (PORT_BASE + 0x1bc)
249 #define CHL_INT2_SL_IDAF_TOUT_CONF_OFF 0
250 #define CHL_INT0_MSK (PORT_BASE + 0x1c0)
251 #define CHL_INT1_MSK (PORT_BASE + 0x1c4)
252 #define CHL_INT2_MSK (PORT_BASE + 0x1c8)
253 #define CHL_INT_COAL_EN (PORT_BASE + 0x1d0)
254 #define DMA_TX_DFX0 (PORT_BASE + 0x200)
255 #define DMA_TX_DFX1 (PORT_BASE + 0x204)
256 #define DMA_TX_DFX1_IPTT_OFF 0
257 #define DMA_TX_DFX1_IPTT_MSK (0xffff << DMA_TX_DFX1_IPTT_OFF)
258 #define DMA_TX_FIFO_DFX0 (PORT_BASE + 0x240)
259 #define PORT_DFX0 (PORT_BASE + 0x258)
260 #define LINK_DFX2 (PORT_BASE + 0X264)
261 #define LINK_DFX2_RCVR_HOLD_STS_OFF 9
262 #define LINK_DFX2_RCVR_HOLD_STS_MSK (0x1 << LINK_DFX2_RCVR_HOLD_STS_OFF)
263 #define LINK_DFX2_SEND_HOLD_STS_OFF 10
264 #define LINK_DFX2_SEND_HOLD_STS_MSK (0x1 << LINK_DFX2_SEND_HOLD_STS_OFF)
265 #define SAS_ERR_CNT4_REG (PORT_BASE + 0x290)
266 #define SAS_ERR_CNT6_REG (PORT_BASE + 0x298)
267 #define PHY_CTRL_RDY_MSK (PORT_BASE + 0x2b0)
268 #define PHYCTRL_NOT_RDY_MSK (PORT_BASE + 0x2b4)
269 #define PHYCTRL_DWS_RESET_MSK (PORT_BASE + 0x2b8)
270 #define PHYCTRL_PHY_ENA_MSK (PORT_BASE + 0x2bc)
271 #define SL_RX_BCAST_CHK_MSK (PORT_BASE + 0x2c0)
272 #define PHYCTRL_OOB_RESTART_MSK (PORT_BASE + 0x2c4)
273 #define DMA_TX_STATUS (PORT_BASE + 0x2d0)
274 #define DMA_TX_STATUS_BUSY_OFF 0
275 #define DMA_TX_STATUS_BUSY_MSK (0x1 << DMA_TX_STATUS_BUSY_OFF)
276 #define DMA_RX_STATUS (PORT_BASE + 0x2e8)
277 #define DMA_RX_STATUS_BUSY_OFF 0
278 #define DMA_RX_STATUS_BUSY_MSK (0x1 << DMA_RX_STATUS_BUSY_OFF)
279
280 #define AXI_CFG (0x5100)
281 #define AM_CFG_MAX_TRANS (0x5010)
282 #define AM_CFG_SINGLE_PORT_MAX_TRANS (0x5014)
283
284 #define AXI_MASTER_CFG_BASE (0x5000)
285 #define AM_CTRL_GLOBAL (0x0)
286 #define AM_CURR_TRANS_RETURN (0x150)
287
288 /* HW dma structures */
289 /* Delivery queue header */
290 /* dw0 */
291 #define CMD_HDR_ABORT_FLAG_OFF 0
292 #define CMD_HDR_ABORT_FLAG_MSK (0x3 << CMD_HDR_ABORT_FLAG_OFF)
293 #define CMD_HDR_ABORT_DEVICE_TYPE_OFF 2
294 #define CMD_HDR_ABORT_DEVICE_TYPE_MSK (0x1 << CMD_HDR_ABORT_DEVICE_TYPE_OFF)
295 #define CMD_HDR_RESP_REPORT_OFF 5
296 #define CMD_HDR_RESP_REPORT_MSK (0x1 << CMD_HDR_RESP_REPORT_OFF)
297 #define CMD_HDR_TLR_CTRL_OFF 6
298 #define CMD_HDR_TLR_CTRL_MSK (0x3 << CMD_HDR_TLR_CTRL_OFF)
299 #define CMD_HDR_PHY_ID_OFF 8
300 #define CMD_HDR_PHY_ID_MSK (0x1ff << CMD_HDR_PHY_ID_OFF)
301 #define CMD_HDR_FORCE_PHY_OFF 17
302 #define CMD_HDR_FORCE_PHY_MSK (0x1 << CMD_HDR_FORCE_PHY_OFF)
303 #define CMD_HDR_PORT_OFF 18
304 #define CMD_HDR_PORT_MSK (0xf << CMD_HDR_PORT_OFF)
305 #define CMD_HDR_PRIORITY_OFF 27
306 #define CMD_HDR_PRIORITY_MSK (0x1 << CMD_HDR_PRIORITY_OFF)
307 #define CMD_HDR_CMD_OFF 29
308 #define CMD_HDR_CMD_MSK (0x7 << CMD_HDR_CMD_OFF)
309 /* dw1 */
310 #define CMD_HDR_DIR_OFF 5
311 #define CMD_HDR_DIR_MSK (0x3 << CMD_HDR_DIR_OFF)
312 #define CMD_HDR_RESET_OFF 7
313 #define CMD_HDR_RESET_MSK (0x1 << CMD_HDR_RESET_OFF)
314 #define CMD_HDR_VDTL_OFF 10
315 #define CMD_HDR_VDTL_MSK (0x1 << CMD_HDR_VDTL_OFF)
316 #define CMD_HDR_FRAME_TYPE_OFF 11
317 #define CMD_HDR_FRAME_TYPE_MSK (0x1f << CMD_HDR_FRAME_TYPE_OFF)
318 #define CMD_HDR_DEV_ID_OFF 16
319 #define CMD_HDR_DEV_ID_MSK (0xffff << CMD_HDR_DEV_ID_OFF)
320 /* dw2 */
321 #define CMD_HDR_CFL_OFF 0
322 #define CMD_HDR_CFL_MSK (0x1ff << CMD_HDR_CFL_OFF)
323 #define CMD_HDR_NCQ_TAG_OFF 10
324 #define CMD_HDR_NCQ_TAG_MSK (0x1f << CMD_HDR_NCQ_TAG_OFF)
325 #define CMD_HDR_MRFL_OFF 15
326 #define CMD_HDR_MRFL_MSK (0x1ff << CMD_HDR_MRFL_OFF)
327 #define CMD_HDR_SG_MOD_OFF 24
328 #define CMD_HDR_SG_MOD_MSK (0x3 << CMD_HDR_SG_MOD_OFF)
329 #define CMD_HDR_FIRST_BURST_OFF 26
330 #define CMD_HDR_FIRST_BURST_MSK (0x1 << CMD_HDR_SG_MOD_OFF)
331 /* dw3 */
332 #define CMD_HDR_IPTT_OFF 0
333 #define CMD_HDR_IPTT_MSK (0xffff << CMD_HDR_IPTT_OFF)
334 /* dw6 */
335 #define CMD_HDR_DIF_SGL_LEN_OFF 0
336 #define CMD_HDR_DIF_SGL_LEN_MSK (0xffff << CMD_HDR_DIF_SGL_LEN_OFF)
337 #define CMD_HDR_DATA_SGL_LEN_OFF 16
338 #define CMD_HDR_DATA_SGL_LEN_MSK (0xffff << CMD_HDR_DATA_SGL_LEN_OFF)
339 #define CMD_HDR_ABORT_IPTT_OFF 16
340 #define CMD_HDR_ABORT_IPTT_MSK (0xffff << CMD_HDR_ABORT_IPTT_OFF)
341
342 /* Completion header */
343 /* dw0 */
344 #define CMPLT_HDR_ERR_PHASE_OFF 2
345 #define CMPLT_HDR_ERR_PHASE_MSK (0xff << CMPLT_HDR_ERR_PHASE_OFF)
346 #define CMPLT_HDR_RSPNS_XFRD_OFF 10
347 #define CMPLT_HDR_RSPNS_XFRD_MSK (0x1 << CMPLT_HDR_RSPNS_XFRD_OFF)
348 #define CMPLT_HDR_ERX_OFF 12
349 #define CMPLT_HDR_ERX_MSK (0x1 << CMPLT_HDR_ERX_OFF)
350 #define CMPLT_HDR_ABORT_STAT_OFF 13
351 #define CMPLT_HDR_ABORT_STAT_MSK (0x7 << CMPLT_HDR_ABORT_STAT_OFF)
352 /* abort_stat */
353 #define STAT_IO_NOT_VALID 0x1
354 #define STAT_IO_NO_DEVICE 0x2
355 #define STAT_IO_COMPLETE 0x3
356 #define STAT_IO_ABORTED 0x4
357 /* dw1 */
358 #define CMPLT_HDR_IPTT_OFF 0
359 #define CMPLT_HDR_IPTT_MSK (0xffff << CMPLT_HDR_IPTT_OFF)
360 #define CMPLT_HDR_DEV_ID_OFF 16
361 #define CMPLT_HDR_DEV_ID_MSK (0xffff << CMPLT_HDR_DEV_ID_OFF)
362
363 /* ITCT header */
364 /* qw0 */
365 #define ITCT_HDR_DEV_TYPE_OFF 0
366 #define ITCT_HDR_DEV_TYPE_MSK (0x3 << ITCT_HDR_DEV_TYPE_OFF)
367 #define ITCT_HDR_VALID_OFF 2
368 #define ITCT_HDR_VALID_MSK (0x1 << ITCT_HDR_VALID_OFF)
369 #define ITCT_HDR_MCR_OFF 5
370 #define ITCT_HDR_MCR_MSK (0xf << ITCT_HDR_MCR_OFF)
371 #define ITCT_HDR_VLN_OFF 9
372 #define ITCT_HDR_VLN_MSK (0xf << ITCT_HDR_VLN_OFF)
373 #define ITCT_HDR_SMP_TIMEOUT_OFF 16
374 #define ITCT_HDR_SMP_TIMEOUT_8US 1
375 #define ITCT_HDR_SMP_TIMEOUT (ITCT_HDR_SMP_TIMEOUT_8US * \
376 250) /* 2ms */
377 #define ITCT_HDR_AWT_CONTINUE_OFF 25
378 #define ITCT_HDR_PORT_ID_OFF 28
379 #define ITCT_HDR_PORT_ID_MSK (0xf << ITCT_HDR_PORT_ID_OFF)
380 /* qw2 */
381 #define ITCT_HDR_INLT_OFF 0
382 #define ITCT_HDR_INLT_MSK (0xffffULL << ITCT_HDR_INLT_OFF)
383 #define ITCT_HDR_BITLT_OFF 16
384 #define ITCT_HDR_BITLT_MSK (0xffffULL << ITCT_HDR_BITLT_OFF)
385 #define ITCT_HDR_MCTLT_OFF 32
386 #define ITCT_HDR_MCTLT_MSK (0xffffULL << ITCT_HDR_MCTLT_OFF)
387 #define ITCT_HDR_RTOLT_OFF 48
388 #define ITCT_HDR_RTOLT_MSK (0xffffULL << ITCT_HDR_RTOLT_OFF)
389
390 #define HISI_SAS_FATAL_INT_NR 2
391
392 struct hisi_sas_complete_v2_hdr {
393 __le32 dw0;
394 __le32 dw1;
395 __le32 act;
396 __le32 dw3;
397 };
398
399 struct hisi_sas_err_record_v2 {
400 /* dw0 */
401 __le32 trans_tx_fail_type;
402
403 /* dw1 */
404 __le32 trans_rx_fail_type;
405
406 /* dw2 */
407 __le16 dma_tx_err_type;
408 __le16 sipc_rx_err_type;
409
410 /* dw3 */
411 __le32 dma_rx_err_type;
412 };
413
414 struct signal_attenuation_s {
415 u32 de_emphasis;
416 u32 preshoot;
417 u32 boost;
418 };
419
420 struct sig_atten_lu_s {
421 const struct signal_attenuation_s *att;
422 u32 sas_phy_ctrl;
423 };
424
425 static const struct hisi_sas_hw_error one_bit_ecc_errors[] = {
426 {
427 .irq_msk = BIT(SAS_ECC_INTR_DQE_ECC_1B_OFF),
428 .msk = HGC_DQE_ECC_1B_ADDR_MSK,
429 .shift = HGC_DQE_ECC_1B_ADDR_OFF,
430 .msg = "hgc_dqe_acc1b_intr found: Ram address is 0x%08X\n",
431 .reg = HGC_DQE_ECC_ADDR,
432 },
433 {
434 .irq_msk = BIT(SAS_ECC_INTR_IOST_ECC_1B_OFF),
435 .msk = HGC_IOST_ECC_1B_ADDR_MSK,
436 .shift = HGC_IOST_ECC_1B_ADDR_OFF,
437 .msg = "hgc_iost_acc1b_intr found: Ram address is 0x%08X\n",
438 .reg = HGC_IOST_ECC_ADDR,
439 },
440 {
441 .irq_msk = BIT(SAS_ECC_INTR_ITCT_ECC_1B_OFF),
442 .msk = HGC_ITCT_ECC_1B_ADDR_MSK,
443 .shift = HGC_ITCT_ECC_1B_ADDR_OFF,
444 .msg = "hgc_itct_acc1b_intr found: am address is 0x%08X\n",
445 .reg = HGC_ITCT_ECC_ADDR,
446 },
447 {
448 .irq_msk = BIT(SAS_ECC_INTR_IOSTLIST_ECC_1B_OFF),
449 .msk = HGC_LM_DFX_STATUS2_IOSTLIST_MSK,
450 .shift = HGC_LM_DFX_STATUS2_IOSTLIST_OFF,
451 .msg = "hgc_iostl_acc1b_intr found: memory address is 0x%08X\n",
452 .reg = HGC_LM_DFX_STATUS2,
453 },
454 {
455 .irq_msk = BIT(SAS_ECC_INTR_ITCTLIST_ECC_1B_OFF),
456 .msk = HGC_LM_DFX_STATUS2_ITCTLIST_MSK,
457 .shift = HGC_LM_DFX_STATUS2_ITCTLIST_OFF,
458 .msg = "hgc_itctl_acc1b_intr found: memory address is 0x%08X\n",
459 .reg = HGC_LM_DFX_STATUS2,
460 },
461 {
462 .irq_msk = BIT(SAS_ECC_INTR_CQE_ECC_1B_OFF),
463 .msk = HGC_CQE_ECC_1B_ADDR_MSK,
464 .shift = HGC_CQE_ECC_1B_ADDR_OFF,
465 .msg = "hgc_cqe_acc1b_intr found: Ram address is 0x%08X\n",
466 .reg = HGC_CQE_ECC_ADDR,
467 },
468 {
469 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM0_ECC_1B_OFF),
470 .msk = HGC_RXM_DFX_STATUS14_MEM0_MSK,
471 .shift = HGC_RXM_DFX_STATUS14_MEM0_OFF,
472 .msg = "rxm_mem0_acc1b_intr found: memory address is 0x%08X\n",
473 .reg = HGC_RXM_DFX_STATUS14,
474 },
475 {
476 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM1_ECC_1B_OFF),
477 .msk = HGC_RXM_DFX_STATUS14_MEM1_MSK,
478 .shift = HGC_RXM_DFX_STATUS14_MEM1_OFF,
479 .msg = "rxm_mem1_acc1b_intr found: memory address is 0x%08X\n",
480 .reg = HGC_RXM_DFX_STATUS14,
481 },
482 {
483 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM2_ECC_1B_OFF),
484 .msk = HGC_RXM_DFX_STATUS14_MEM2_MSK,
485 .shift = HGC_RXM_DFX_STATUS14_MEM2_OFF,
486 .msg = "rxm_mem2_acc1b_intr found: memory address is 0x%08X\n",
487 .reg = HGC_RXM_DFX_STATUS14,
488 },
489 {
490 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM3_ECC_1B_OFF),
491 .msk = HGC_RXM_DFX_STATUS15_MEM3_MSK,
492 .shift = HGC_RXM_DFX_STATUS15_MEM3_OFF,
493 .msg = "rxm_mem3_acc1b_intr found: memory address is 0x%08X\n",
494 .reg = HGC_RXM_DFX_STATUS15,
495 },
496 };
497
498 static const struct hisi_sas_hw_error multi_bit_ecc_errors[] = {
499 {
500 .irq_msk = BIT(SAS_ECC_INTR_DQE_ECC_MB_OFF),
501 .msk = HGC_DQE_ECC_MB_ADDR_MSK,
502 .shift = HGC_DQE_ECC_MB_ADDR_OFF,
503 .msg = "hgc_dqe_accbad_intr (0x%x) found: Ram address is 0x%08X\n",
504 .reg = HGC_DQE_ECC_ADDR,
505 },
506 {
507 .irq_msk = BIT(SAS_ECC_INTR_IOST_ECC_MB_OFF),
508 .msk = HGC_IOST_ECC_MB_ADDR_MSK,
509 .shift = HGC_IOST_ECC_MB_ADDR_OFF,
510 .msg = "hgc_iost_accbad_intr (0x%x) found: Ram address is 0x%08X\n",
511 .reg = HGC_IOST_ECC_ADDR,
512 },
513 {
514 .irq_msk = BIT(SAS_ECC_INTR_ITCT_ECC_MB_OFF),
515 .msk = HGC_ITCT_ECC_MB_ADDR_MSK,
516 .shift = HGC_ITCT_ECC_MB_ADDR_OFF,
517 .msg = "hgc_itct_accbad_intr (0x%x) found: Ram address is 0x%08X\n",
518 .reg = HGC_ITCT_ECC_ADDR,
519 },
520 {
521 .irq_msk = BIT(SAS_ECC_INTR_IOSTLIST_ECC_MB_OFF),
522 .msk = HGC_LM_DFX_STATUS2_IOSTLIST_MSK,
523 .shift = HGC_LM_DFX_STATUS2_IOSTLIST_OFF,
524 .msg = "hgc_iostl_accbad_intr (0x%x) found: memory address is 0x%08X\n",
525 .reg = HGC_LM_DFX_STATUS2,
526 },
527 {
528 .irq_msk = BIT(SAS_ECC_INTR_ITCTLIST_ECC_MB_OFF),
529 .msk = HGC_LM_DFX_STATUS2_ITCTLIST_MSK,
530 .shift = HGC_LM_DFX_STATUS2_ITCTLIST_OFF,
531 .msg = "hgc_itctl_accbad_intr (0x%x) found: memory address is 0x%08X\n",
532 .reg = HGC_LM_DFX_STATUS2,
533 },
534 {
535 .irq_msk = BIT(SAS_ECC_INTR_CQE_ECC_MB_OFF),
536 .msk = HGC_CQE_ECC_MB_ADDR_MSK,
537 .shift = HGC_CQE_ECC_MB_ADDR_OFF,
538 .msg = "hgc_cqe_accbad_intr (0x%x) found: Ram address is 0x%08X\n",
539 .reg = HGC_CQE_ECC_ADDR,
540 },
541 {
542 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM0_ECC_MB_OFF),
543 .msk = HGC_RXM_DFX_STATUS14_MEM0_MSK,
544 .shift = HGC_RXM_DFX_STATUS14_MEM0_OFF,
545 .msg = "rxm_mem0_accbad_intr (0x%x) found: memory address is 0x%08X\n",
546 .reg = HGC_RXM_DFX_STATUS14,
547 },
548 {
549 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM1_ECC_MB_OFF),
550 .msk = HGC_RXM_DFX_STATUS14_MEM1_MSK,
551 .shift = HGC_RXM_DFX_STATUS14_MEM1_OFF,
552 .msg = "rxm_mem1_accbad_intr (0x%x) found: memory address is 0x%08X\n",
553 .reg = HGC_RXM_DFX_STATUS14,
554 },
555 {
556 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM2_ECC_MB_OFF),
557 .msk = HGC_RXM_DFX_STATUS14_MEM2_MSK,
558 .shift = HGC_RXM_DFX_STATUS14_MEM2_OFF,
559 .msg = "rxm_mem2_accbad_intr (0x%x) found: memory address is 0x%08X\n",
560 .reg = HGC_RXM_DFX_STATUS14,
561 },
562 {
563 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM3_ECC_MB_OFF),
564 .msk = HGC_RXM_DFX_STATUS15_MEM3_MSK,
565 .shift = HGC_RXM_DFX_STATUS15_MEM3_OFF,
566 .msg = "rxm_mem3_accbad_intr (0x%x) found: memory address is 0x%08X\n",
567 .reg = HGC_RXM_DFX_STATUS15,
568 },
569 };
570
571 enum {
572 HISI_SAS_PHY_PHY_UPDOWN,
573 HISI_SAS_PHY_CHNL_INT,
574 HISI_SAS_PHY_INT_NR
575 };
576
577 enum {
578 TRANS_TX_FAIL_BASE = 0x0, /* dw0 */
579 TRANS_RX_FAIL_BASE = 0x20, /* dw1 */
580 DMA_TX_ERR_BASE = 0x40, /* dw2 bit 15-0 */
581 SIPC_RX_ERR_BASE = 0x50, /* dw2 bit 31-16*/
582 DMA_RX_ERR_BASE = 0x60, /* dw3 */
583
584 /* trans tx*/
585 TRANS_TX_OPEN_FAIL_WITH_IT_NEXUS_LOSS = TRANS_TX_FAIL_BASE, /* 0x0 */
586 TRANS_TX_ERR_PHY_NOT_ENABLE, /* 0x1 */
587 TRANS_TX_OPEN_CNX_ERR_WRONG_DESTINATION, /* 0x2 */
588 TRANS_TX_OPEN_CNX_ERR_ZONE_VIOLATION, /* 0x3 */
589 TRANS_TX_OPEN_CNX_ERR_BY_OTHER, /* 0x4 */
590 RESERVED0, /* 0x5 */
591 TRANS_TX_OPEN_CNX_ERR_AIP_TIMEOUT, /* 0x6 */
592 TRANS_TX_OPEN_CNX_ERR_STP_RESOURCES_BUSY, /* 0x7 */
593 TRANS_TX_OPEN_CNX_ERR_PROTOCOL_NOT_SUPPORTED, /* 0x8 */
594 TRANS_TX_OPEN_CNX_ERR_CONNECTION_RATE_NOT_SUPPORTED, /* 0x9 */
595 TRANS_TX_OPEN_CNX_ERR_BAD_DESTINATION, /* 0xa */
596 TRANS_TX_OPEN_CNX_ERR_BREAK_RCVD, /* 0xb */
597 TRANS_TX_OPEN_CNX_ERR_LOW_PHY_POWER, /* 0xc */
598 TRANS_TX_OPEN_CNX_ERR_PATHWAY_BLOCKED, /* 0xd */
599 TRANS_TX_OPEN_CNX_ERR_OPEN_TIMEOUT, /* 0xe */
600 TRANS_TX_OPEN_CNX_ERR_NO_DESTINATION, /* 0xf */
601 TRANS_TX_OPEN_RETRY_ERR_THRESHOLD_REACHED, /* 0x10 */
602 TRANS_TX_ERR_FRAME_TXED, /* 0x11 */
603 TRANS_TX_ERR_WITH_BREAK_TIMEOUT, /* 0x12 */
604 TRANS_TX_ERR_WITH_BREAK_REQUEST, /* 0x13 */
605 TRANS_TX_ERR_WITH_BREAK_RECEVIED, /* 0x14 */
606 TRANS_TX_ERR_WITH_CLOSE_TIMEOUT, /* 0x15 */
607 TRANS_TX_ERR_WITH_CLOSE_NORMAL, /* 0x16 for ssp*/
608 TRANS_TX_ERR_WITH_CLOSE_PHYDISALE, /* 0x17 */
609 TRANS_TX_ERR_WITH_CLOSE_DWS_TIMEOUT, /* 0x18 */
610 TRANS_TX_ERR_WITH_CLOSE_COMINIT, /* 0x19 */
611 TRANS_TX_ERR_WITH_NAK_RECEVIED, /* 0x1a for ssp*/
612 TRANS_TX_ERR_WITH_ACK_NAK_TIMEOUT, /* 0x1b for ssp*/
613 /*IO_TX_ERR_WITH_R_ERR_RECEVIED, [> 0x1b for sata/stp<] */
614 TRANS_TX_ERR_WITH_CREDIT_TIMEOUT, /* 0x1c for ssp */
615 /*IO_RX_ERR_WITH_SATA_DEVICE_LOST 0x1c for sata/stp */
616 TRANS_TX_ERR_WITH_IPTT_CONFLICT, /* 0x1d for ssp/smp */
617 TRANS_TX_ERR_WITH_OPEN_BY_DES_OR_OTHERS, /* 0x1e */
618 /*IO_TX_ERR_WITH_SYNC_RXD, [> 0x1e <] for sata/stp */
619 TRANS_TX_ERR_WITH_WAIT_RECV_TIMEOUT, /* 0x1f for sata/stp */
620
621 /* trans rx */
622 TRANS_RX_ERR_WITH_RXFRAME_CRC_ERR = TRANS_RX_FAIL_BASE, /* 0x20 */
623 TRANS_RX_ERR_WITH_RXFIS_8B10B_DISP_ERR, /* 0x21 for sata/stp */
624 TRANS_RX_ERR_WITH_RXFRAME_HAVE_ERRPRM, /* 0x22 for ssp/smp */
625 /*IO_ERR_WITH_RXFIS_8B10B_CODE_ERR, [> 0x22 <] for sata/stp */
626 TRANS_RX_ERR_WITH_RXFIS_DECODE_ERROR, /* 0x23 for sata/stp */
627 TRANS_RX_ERR_WITH_RXFIS_CRC_ERR, /* 0x24 for sata/stp */
628 TRANS_RX_ERR_WITH_RXFRAME_LENGTH_OVERRUN, /* 0x25 for smp */
629 /*IO_ERR_WITH_RXFIS_TX SYNCP, [> 0x25 <] for sata/stp */
630 TRANS_RX_ERR_WITH_RXFIS_RX_SYNCP, /* 0x26 for sata/stp*/
631 TRANS_RX_ERR_WITH_LINK_BUF_OVERRUN, /* 0x27 */
632 TRANS_RX_ERR_WITH_BREAK_TIMEOUT, /* 0x28 */
633 TRANS_RX_ERR_WITH_BREAK_REQUEST, /* 0x29 */
634 TRANS_RX_ERR_WITH_BREAK_RECEVIED, /* 0x2a */
635 RESERVED1, /* 0x2b */
636 TRANS_RX_ERR_WITH_CLOSE_NORMAL, /* 0x2c */
637 TRANS_RX_ERR_WITH_CLOSE_PHY_DISABLE, /* 0x2d */
638 TRANS_RX_ERR_WITH_CLOSE_DWS_TIMEOUT, /* 0x2e */
639 TRANS_RX_ERR_WITH_CLOSE_COMINIT, /* 0x2f */
640 TRANS_RX_ERR_WITH_DATA_LEN0, /* 0x30 for ssp/smp */
641 TRANS_RX_ERR_WITH_BAD_HASH, /* 0x31 for ssp */
642 /*IO_RX_ERR_WITH_FIS_TOO_SHORT, [> 0x31 <] for sata/stp */
643 TRANS_RX_XRDY_WLEN_ZERO_ERR, /* 0x32 for ssp*/
644 /*IO_RX_ERR_WITH_FIS_TOO_LONG, [> 0x32 <] for sata/stp */
645 TRANS_RX_SSP_FRM_LEN_ERR, /* 0x33 for ssp */
646 /*IO_RX_ERR_WITH_SATA_DEVICE_LOST, [> 0x33 <] for sata */
647 RESERVED2, /* 0x34 */
648 RESERVED3, /* 0x35 */
649 RESERVED4, /* 0x36 */
650 RESERVED5, /* 0x37 */
651 TRANS_RX_ERR_WITH_BAD_FRM_TYPE, /* 0x38 */
652 TRANS_RX_SMP_FRM_LEN_ERR, /* 0x39 */
653 TRANS_RX_SMP_RESP_TIMEOUT_ERR, /* 0x3a */
654 RESERVED6, /* 0x3b */
655 RESERVED7, /* 0x3c */
656 RESERVED8, /* 0x3d */
657 RESERVED9, /* 0x3e */
658 TRANS_RX_R_ERR, /* 0x3f */
659
660 /* dma tx */
661 DMA_TX_DIF_CRC_ERR = DMA_TX_ERR_BASE, /* 0x40 */
662 DMA_TX_DIF_APP_ERR, /* 0x41 */
663 DMA_TX_DIF_RPP_ERR, /* 0x42 */
664 DMA_TX_DATA_SGL_OVERFLOW, /* 0x43 */
665 DMA_TX_DIF_SGL_OVERFLOW, /* 0x44 */
666 DMA_TX_UNEXP_XFER_ERR, /* 0x45 */
667 DMA_TX_UNEXP_RETRANS_ERR, /* 0x46 */
668 DMA_TX_XFER_LEN_OVERFLOW, /* 0x47 */
669 DMA_TX_XFER_OFFSET_ERR, /* 0x48 */
670 DMA_TX_RAM_ECC_ERR, /* 0x49 */
671 DMA_TX_DIF_LEN_ALIGN_ERR, /* 0x4a */
672 DMA_TX_MAX_ERR_CODE,
673
674 /* sipc rx */
675 SIPC_RX_FIS_STATUS_ERR_BIT_VLD = SIPC_RX_ERR_BASE, /* 0x50 */
676 SIPC_RX_PIO_WRSETUP_STATUS_DRQ_ERR, /* 0x51 */
677 SIPC_RX_FIS_STATUS_BSY_BIT_ERR, /* 0x52 */
678 SIPC_RX_WRSETUP_LEN_ODD_ERR, /* 0x53 */
679 SIPC_RX_WRSETUP_LEN_ZERO_ERR, /* 0x54 */
680 SIPC_RX_WRDATA_LEN_NOT_MATCH_ERR, /* 0x55 */
681 SIPC_RX_NCQ_WRSETUP_OFFSET_ERR, /* 0x56 */
682 SIPC_RX_NCQ_WRSETUP_AUTO_ACTIVE_ERR, /* 0x57 */
683 SIPC_RX_SATA_UNEXP_FIS_ERR, /* 0x58 */
684 SIPC_RX_WRSETUP_ESTATUS_ERR, /* 0x59 */
685 SIPC_RX_DATA_UNDERFLOW_ERR, /* 0x5a */
686 SIPC_RX_MAX_ERR_CODE,
687
688 /* dma rx */
689 DMA_RX_DIF_CRC_ERR = DMA_RX_ERR_BASE, /* 0x60 */
690 DMA_RX_DIF_APP_ERR, /* 0x61 */
691 DMA_RX_DIF_RPP_ERR, /* 0x62 */
692 DMA_RX_DATA_SGL_OVERFLOW, /* 0x63 */
693 DMA_RX_DIF_SGL_OVERFLOW, /* 0x64 */
694 DMA_RX_DATA_LEN_OVERFLOW, /* 0x65 */
695 DMA_RX_DATA_LEN_UNDERFLOW, /* 0x66 */
696 DMA_RX_DATA_OFFSET_ERR, /* 0x67 */
697 RESERVED10, /* 0x68 */
698 DMA_RX_SATA_FRAME_TYPE_ERR, /* 0x69 */
699 DMA_RX_RESP_BUF_OVERFLOW, /* 0x6a */
700 DMA_RX_UNEXP_RETRANS_RESP_ERR, /* 0x6b */
701 DMA_RX_UNEXP_NORM_RESP_ERR, /* 0x6c */
702 DMA_RX_UNEXP_RDFRAME_ERR, /* 0x6d */
703 DMA_RX_PIO_DATA_LEN_ERR, /* 0x6e */
704 DMA_RX_RDSETUP_STATUS_ERR, /* 0x6f */
705 DMA_RX_RDSETUP_STATUS_DRQ_ERR, /* 0x70 */
706 DMA_RX_RDSETUP_STATUS_BSY_ERR, /* 0x71 */
707 DMA_RX_RDSETUP_LEN_ODD_ERR, /* 0x72 */
708 DMA_RX_RDSETUP_LEN_ZERO_ERR, /* 0x73 */
709 DMA_RX_RDSETUP_LEN_OVER_ERR, /* 0x74 */
710 DMA_RX_RDSETUP_OFFSET_ERR, /* 0x75 */
711 DMA_RX_RDSETUP_ACTIVE_ERR, /* 0x76 */
712 DMA_RX_RDSETUP_ESTATUS_ERR, /* 0x77 */
713 DMA_RX_RAM_ECC_ERR, /* 0x78 */
714 DMA_RX_UNKNOWN_FRM_ERR, /* 0x79 */
715 DMA_RX_MAX_ERR_CODE,
716 };
717
718 #define HISI_SAS_COMMAND_ENTRIES_V2_HW 4096
719 #define HISI_MAX_SATA_SUPPORT_V2_HW (HISI_SAS_COMMAND_ENTRIES_V2_HW/64 - 1)
720
721 #define DIR_NO_DATA 0
722 #define DIR_TO_INI 1
723 #define DIR_TO_DEVICE 2
724 #define DIR_RESERVED 3
725
726 #define ERR_ON_TX_PHASE(err_phase) (err_phase == 0x2 || \
727 err_phase == 0x4 || err_phase == 0x8 ||\
728 err_phase == 0x6 || err_phase == 0xa)
729 #define ERR_ON_RX_PHASE(err_phase) (err_phase == 0x10 || \
730 err_phase == 0x20 || err_phase == 0x40)
731
732 static void link_timeout_disable_link(struct timer_list *t);
733
734 static u32 hisi_sas_read32(struct hisi_hba *hisi_hba, u32 off)
735 {
736 void __iomem *regs = hisi_hba->regs + off;
737
738 return readl(regs);
739 }
740
741 static u32 hisi_sas_read32_relaxed(struct hisi_hba *hisi_hba, u32 off)
742 {
743 void __iomem *regs = hisi_hba->regs + off;
744
745 return readl_relaxed(regs);
746 }
747
748 static void hisi_sas_write32(struct hisi_hba *hisi_hba, u32 off, u32 val)
749 {
750 void __iomem *regs = hisi_hba->regs + off;
751
752 writel(val, regs);
753 }
754
755 static void hisi_sas_phy_write32(struct hisi_hba *hisi_hba, int phy_no,
756 u32 off, u32 val)
757 {
758 void __iomem *regs = hisi_hba->regs + (0x400 * phy_no) + off;
759
760 writel(val, regs);
761 }
762
763 static u32 hisi_sas_phy_read32(struct hisi_hba *hisi_hba,
764 int phy_no, u32 off)
765 {
766 void __iomem *regs = hisi_hba->regs + (0x400 * phy_no) + off;
767
768 return readl(regs);
769 }
770
771 /* This function needs to be protected from pre-emption. */
772 static int
773 slot_index_alloc_quirk_v2_hw(struct hisi_hba *hisi_hba, int *slot_idx,
774 struct domain_device *device)
775 {
776 int sata_dev = dev_is_sata(device);
777 void *bitmap = hisi_hba->slot_index_tags;
778 struct hisi_sas_device *sas_dev = device->lldd_dev;
779 int sata_idx = sas_dev->sata_idx;
780 int start, end;
781
782 if (!sata_dev) {
783 /*
784 * STP link SoC bug workaround: index starts from 1.
785 * additionally, we can only allocate odd IPTT(1~4095)
786 * for SAS/SMP device.
787 */
788 start = 1;
789 end = hisi_hba->slot_index_count;
790 } else {
791 if (sata_idx >= HISI_MAX_SATA_SUPPORT_V2_HW)
792 return -EINVAL;
793
794 /*
795 * For SATA device: allocate even IPTT in this interval
796 * [64*(sata_idx+1), 64*(sata_idx+2)], then each SATA device
797 * own 32 IPTTs. IPTT 0 shall not be used duing to STP link
798 * SoC bug workaround. So we ignore the first 32 even IPTTs.
799 */
800 start = 64 * (sata_idx + 1);
801 end = 64 * (sata_idx + 2);
802 }
803
804 while (1) {
805 start = find_next_zero_bit(bitmap,
806 hisi_hba->slot_index_count, start);
807 if (start >= end)
808 return -SAS_QUEUE_FULL;
809 /*
810 * SAS IPTT bit0 should be 1, and SATA IPTT bit0 should be 0.
811 */
812 if (sata_dev ^ (start & 1))
813 break;
814 start++;
815 }
816
817 set_bit(start, bitmap);
818 *slot_idx = start;
819 return 0;
820 }
821
822 static bool sata_index_alloc_v2_hw(struct hisi_hba *hisi_hba, int *idx)
823 {
824 unsigned int index;
825 struct device *dev = hisi_hba->dev;
826 void *bitmap = hisi_hba->sata_dev_bitmap;
827
828 index = find_first_zero_bit(bitmap, HISI_MAX_SATA_SUPPORT_V2_HW);
829 if (index >= HISI_MAX_SATA_SUPPORT_V2_HW) {
830 dev_warn(dev, "alloc sata index failed, index=%d\n", index);
831 return false;
832 }
833
834 set_bit(index, bitmap);
835 *idx = index;
836 return true;
837 }
838
839
840 static struct
841 hisi_sas_device *alloc_dev_quirk_v2_hw(struct domain_device *device)
842 {
843 struct hisi_hba *hisi_hba = device->port->ha->lldd_ha;
844 struct hisi_sas_device *sas_dev = NULL;
845 int i, sata_dev = dev_is_sata(device);
846 int sata_idx = -1;
847 unsigned long flags;
848
849 spin_lock_irqsave(&hisi_hba->lock, flags);
850
851 if (sata_dev)
852 if (!sata_index_alloc_v2_hw(hisi_hba, &sata_idx))
853 goto out;
854
855 for (i = 0; i < HISI_SAS_MAX_DEVICES; i++) {
856 /*
857 * SATA device id bit0 should be 0
858 */
859 if (sata_dev && (i & 1))
860 continue;
861 if (hisi_hba->devices[i].dev_type == SAS_PHY_UNUSED) {
862 int queue = i % hisi_hba->queue_count;
863 struct hisi_sas_dq *dq = &hisi_hba->dq[queue];
864
865 hisi_hba->devices[i].device_id = i;
866 sas_dev = &hisi_hba->devices[i];
867 sas_dev->dev_status = HISI_SAS_DEV_NORMAL;
868 sas_dev->dev_type = device->dev_type;
869 sas_dev->hisi_hba = hisi_hba;
870 sas_dev->sas_device = device;
871 sas_dev->sata_idx = sata_idx;
872 sas_dev->dq = dq;
873 INIT_LIST_HEAD(&hisi_hba->devices[i].list);
874 break;
875 }
876 }
877
878 out:
879 spin_unlock_irqrestore(&hisi_hba->lock, flags);
880
881 return sas_dev;
882 }
883
884 static void config_phy_opt_mode_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
885 {
886 u32 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CFG);
887
888 cfg &= ~PHY_CFG_DC_OPT_MSK;
889 cfg |= 1 << PHY_CFG_DC_OPT_OFF;
890 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CFG, cfg);
891 }
892
893 static void config_id_frame_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
894 {
895 struct sas_identify_frame identify_frame;
896 u32 *identify_buffer;
897
898 memset(&identify_frame, 0, sizeof(identify_frame));
899 identify_frame.dev_type = SAS_END_DEVICE;
900 identify_frame.frame_type = 0;
901 identify_frame._un1 = 1;
902 identify_frame.initiator_bits = SAS_PROTOCOL_ALL;
903 identify_frame.target_bits = SAS_PROTOCOL_NONE;
904 memcpy(&identify_frame._un4_11[0], hisi_hba->sas_addr, SAS_ADDR_SIZE);
905 memcpy(&identify_frame.sas_addr[0], hisi_hba->sas_addr, SAS_ADDR_SIZE);
906 identify_frame.phy_id = phy_no;
907 identify_buffer = (u32 *)(&identify_frame);
908
909 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD0,
910 __swab32(identify_buffer[0]));
911 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD1,
912 __swab32(identify_buffer[1]));
913 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD2,
914 __swab32(identify_buffer[2]));
915 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD3,
916 __swab32(identify_buffer[3]));
917 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD4,
918 __swab32(identify_buffer[4]));
919 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD5,
920 __swab32(identify_buffer[5]));
921 }
922
923 static void setup_itct_v2_hw(struct hisi_hba *hisi_hba,
924 struct hisi_sas_device *sas_dev)
925 {
926 struct domain_device *device = sas_dev->sas_device;
927 struct device *dev = hisi_hba->dev;
928 u64 qw0, device_id = sas_dev->device_id;
929 struct hisi_sas_itct *itct = &hisi_hba->itct[device_id];
930 struct domain_device *parent_dev = device->parent;
931 struct asd_sas_port *sas_port = device->port;
932 struct hisi_sas_port *port = to_hisi_sas_port(sas_port);
933
934 memset(itct, 0, sizeof(*itct));
935
936 /* qw0 */
937 qw0 = 0;
938 switch (sas_dev->dev_type) {
939 case SAS_END_DEVICE:
940 case SAS_EDGE_EXPANDER_DEVICE:
941 case SAS_FANOUT_EXPANDER_DEVICE:
942 qw0 = HISI_SAS_DEV_TYPE_SSP << ITCT_HDR_DEV_TYPE_OFF;
943 break;
944 case SAS_SATA_DEV:
945 case SAS_SATA_PENDING:
946 if (parent_dev && DEV_IS_EXPANDER(parent_dev->dev_type))
947 qw0 = HISI_SAS_DEV_TYPE_STP << ITCT_HDR_DEV_TYPE_OFF;
948 else
949 qw0 = HISI_SAS_DEV_TYPE_SATA << ITCT_HDR_DEV_TYPE_OFF;
950 break;
951 default:
952 dev_warn(dev, "setup itct: unsupported dev type (%d)\n",
953 sas_dev->dev_type);
954 }
955
956 qw0 |= ((1 << ITCT_HDR_VALID_OFF) |
957 (device->linkrate << ITCT_HDR_MCR_OFF) |
958 (1 << ITCT_HDR_VLN_OFF) |
959 (ITCT_HDR_SMP_TIMEOUT << ITCT_HDR_SMP_TIMEOUT_OFF) |
960 (1 << ITCT_HDR_AWT_CONTINUE_OFF) |
961 (port->id << ITCT_HDR_PORT_ID_OFF));
962 itct->qw0 = cpu_to_le64(qw0);
963
964 /* qw1 */
965 memcpy(&itct->sas_addr, device->sas_addr, SAS_ADDR_SIZE);
966 itct->sas_addr = __swab64(itct->sas_addr);
967
968 /* qw2 */
969 if (!dev_is_sata(device))
970 itct->qw2 = cpu_to_le64((5000ULL << ITCT_HDR_INLT_OFF) |
971 (0x1ULL << ITCT_HDR_BITLT_OFF) |
972 (0x32ULL << ITCT_HDR_MCTLT_OFF) |
973 (0x1ULL << ITCT_HDR_RTOLT_OFF));
974 }
975
976 static void clear_itct_v2_hw(struct hisi_hba *hisi_hba,
977 struct hisi_sas_device *sas_dev)
978 {
979 DECLARE_COMPLETION_ONSTACK(completion);
980 u64 dev_id = sas_dev->device_id;
981 struct hisi_sas_itct *itct = &hisi_hba->itct[dev_id];
982 u32 reg_val = hisi_sas_read32(hisi_hba, ENT_INT_SRC3);
983 int i;
984
985 sas_dev->completion = &completion;
986
987 /* clear the itct interrupt state */
988 if (ENT_INT_SRC3_ITC_INT_MSK & reg_val)
989 hisi_sas_write32(hisi_hba, ENT_INT_SRC3,
990 ENT_INT_SRC3_ITC_INT_MSK);
991
992 for (i = 0; i < 2; i++) {
993 reg_val = ITCT_CLR_EN_MSK | (dev_id & ITCT_DEV_MSK);
994 hisi_sas_write32(hisi_hba, ITCT_CLR, reg_val);
995 wait_for_completion(sas_dev->completion);
996
997 memset(itct, 0, sizeof(struct hisi_sas_itct));
998 }
999 }
1000
1001 static void free_device_v2_hw(struct hisi_sas_device *sas_dev)
1002 {
1003 struct hisi_hba *hisi_hba = sas_dev->hisi_hba;
1004
1005 /* SoC bug workaround */
1006 if (dev_is_sata(sas_dev->sas_device))
1007 clear_bit(sas_dev->sata_idx, hisi_hba->sata_dev_bitmap);
1008 }
1009
1010 static int reset_hw_v2_hw(struct hisi_hba *hisi_hba)
1011 {
1012 int i, reset_val;
1013 u32 val;
1014 unsigned long end_time;
1015 struct device *dev = hisi_hba->dev;
1016
1017 /* The mask needs to be set depending on the number of phys */
1018 if (hisi_hba->n_phy == 9)
1019 reset_val = 0x1fffff;
1020 else
1021 reset_val = 0x7ffff;
1022
1023 hisi_sas_write32(hisi_hba, DLVRY_QUEUE_ENABLE, 0);
1024
1025 /* Disable all of the PHYs */
1026 for (i = 0; i < hisi_hba->n_phy; i++) {
1027 u32 phy_cfg = hisi_sas_phy_read32(hisi_hba, i, PHY_CFG);
1028
1029 phy_cfg &= ~PHY_CTRL_RESET_MSK;
1030 hisi_sas_phy_write32(hisi_hba, i, PHY_CFG, phy_cfg);
1031 }
1032 udelay(50);
1033
1034 /* Ensure DMA tx & rx idle */
1035 for (i = 0; i < hisi_hba->n_phy; i++) {
1036 u32 dma_tx_status, dma_rx_status;
1037
1038 end_time = jiffies + msecs_to_jiffies(1000);
1039
1040 while (1) {
1041 dma_tx_status = hisi_sas_phy_read32(hisi_hba, i,
1042 DMA_TX_STATUS);
1043 dma_rx_status = hisi_sas_phy_read32(hisi_hba, i,
1044 DMA_RX_STATUS);
1045
1046 if (!(dma_tx_status & DMA_TX_STATUS_BUSY_MSK) &&
1047 !(dma_rx_status & DMA_RX_STATUS_BUSY_MSK))
1048 break;
1049
1050 msleep(20);
1051 if (time_after(jiffies, end_time))
1052 return -EIO;
1053 }
1054 }
1055
1056 /* Ensure axi bus idle */
1057 end_time = jiffies + msecs_to_jiffies(1000);
1058 while (1) {
1059 u32 axi_status =
1060 hisi_sas_read32(hisi_hba, AXI_CFG);
1061
1062 if (axi_status == 0)
1063 break;
1064
1065 msleep(20);
1066 if (time_after(jiffies, end_time))
1067 return -EIO;
1068 }
1069
1070 if (ACPI_HANDLE(dev)) {
1071 acpi_status s;
1072
1073 s = acpi_evaluate_object(ACPI_HANDLE(dev), "_RST", NULL, NULL);
1074 if (ACPI_FAILURE(s)) {
1075 dev_err(dev, "Reset failed\n");
1076 return -EIO;
1077 }
1078 } else if (hisi_hba->ctrl) {
1079 /* reset and disable clock*/
1080 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_reset_reg,
1081 reset_val);
1082 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_clock_ena_reg + 4,
1083 reset_val);
1084 msleep(1);
1085 regmap_read(hisi_hba->ctrl, hisi_hba->ctrl_reset_sts_reg, &val);
1086 if (reset_val != (val & reset_val)) {
1087 dev_err(dev, "SAS reset fail.\n");
1088 return -EIO;
1089 }
1090
1091 /* De-reset and enable clock*/
1092 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_reset_reg + 4,
1093 reset_val);
1094 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_clock_ena_reg,
1095 reset_val);
1096 msleep(1);
1097 regmap_read(hisi_hba->ctrl, hisi_hba->ctrl_reset_sts_reg,
1098 &val);
1099 if (val & reset_val) {
1100 dev_err(dev, "SAS de-reset fail.\n");
1101 return -EIO;
1102 }
1103 } else {
1104 dev_err(dev, "no reset method\n");
1105 return -EINVAL;
1106 }
1107
1108 return 0;
1109 }
1110
1111 /* This function needs to be called after resetting SAS controller. */
1112 static void phys_reject_stp_links_v2_hw(struct hisi_hba *hisi_hba)
1113 {
1114 u32 cfg;
1115 int phy_no;
1116
1117 hisi_hba->reject_stp_links_msk = (1 << hisi_hba->n_phy) - 1;
1118 for (phy_no = 0; phy_no < hisi_hba->n_phy; phy_no++) {
1119 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, CON_CONTROL);
1120 if (!(cfg & CON_CONTROL_CFG_OPEN_ACC_STP_MSK))
1121 continue;
1122
1123 cfg &= ~CON_CONTROL_CFG_OPEN_ACC_STP_MSK;
1124 hisi_sas_phy_write32(hisi_hba, phy_no, CON_CONTROL, cfg);
1125 }
1126 }
1127
1128 static void phys_try_accept_stp_links_v2_hw(struct hisi_hba *hisi_hba)
1129 {
1130 int phy_no;
1131 u32 dma_tx_dfx1;
1132
1133 for (phy_no = 0; phy_no < hisi_hba->n_phy; phy_no++) {
1134 if (!(hisi_hba->reject_stp_links_msk & BIT(phy_no)))
1135 continue;
1136
1137 dma_tx_dfx1 = hisi_sas_phy_read32(hisi_hba, phy_no,
1138 DMA_TX_DFX1);
1139 if (dma_tx_dfx1 & DMA_TX_DFX1_IPTT_MSK) {
1140 u32 cfg = hisi_sas_phy_read32(hisi_hba,
1141 phy_no, CON_CONTROL);
1142
1143 cfg |= CON_CONTROL_CFG_OPEN_ACC_STP_MSK;
1144 hisi_sas_phy_write32(hisi_hba, phy_no,
1145 CON_CONTROL, cfg);
1146 clear_bit(phy_no, &hisi_hba->reject_stp_links_msk);
1147 }
1148 }
1149 }
1150
1151 static const struct signal_attenuation_s x6000 = {9200, 0, 10476};
1152 static const struct sig_atten_lu_s sig_atten_lu[] = {
1153 { &x6000, 0x3016a68 },
1154 };
1155
1156 static void init_reg_v2_hw(struct hisi_hba *hisi_hba)
1157 {
1158 struct device *dev = hisi_hba->dev;
1159 u32 sas_phy_ctrl = 0x30b9908;
1160 u32 signal[3];
1161 int i;
1162
1163 /* Global registers init */
1164
1165 /* Deal with am-max-transmissions quirk */
1166 if (device_property_present(dev, "hip06-sas-v2-quirk-amt")) {
1167 hisi_sas_write32(hisi_hba, AM_CFG_MAX_TRANS, 0x2020);
1168 hisi_sas_write32(hisi_hba, AM_CFG_SINGLE_PORT_MAX_TRANS,
1169 0x2020);
1170 } /* Else, use defaults -> do nothing */
1171
1172 hisi_sas_write32(hisi_hba, DLVRY_QUEUE_ENABLE,
1173 (u32)((1ULL << hisi_hba->queue_count) - 1));
1174 hisi_sas_write32(hisi_hba, AXI_USER1, 0xc0000000);
1175 hisi_sas_write32(hisi_hba, AXI_USER2, 0x10000);
1176 hisi_sas_write32(hisi_hba, HGC_SAS_TXFAIL_RETRY_CTRL, 0x0);
1177 hisi_sas_write32(hisi_hba, HGC_SAS_TX_OPEN_FAIL_RETRY_CTRL, 0x7FF);
1178 hisi_sas_write32(hisi_hba, OPENA_WT_CONTI_TIME, 0x1);
1179 hisi_sas_write32(hisi_hba, I_T_NEXUS_LOSS_TIME, 0x1F4);
1180 hisi_sas_write32(hisi_hba, MAX_CON_TIME_LIMIT_TIME, 0x32);
1181 hisi_sas_write32(hisi_hba, BUS_INACTIVE_LIMIT_TIME, 0x1);
1182 hisi_sas_write32(hisi_hba, CFG_AGING_TIME, 0x1);
1183 hisi_sas_write32(hisi_hba, HGC_ERR_STAT_EN, 0x1);
1184 hisi_sas_write32(hisi_hba, HGC_GET_ITV_TIME, 0x1);
1185 hisi_sas_write32(hisi_hba, INT_COAL_EN, 0xc);
1186 hisi_sas_write32(hisi_hba, OQ_INT_COAL_TIME, 0x60);
1187 hisi_sas_write32(hisi_hba, OQ_INT_COAL_CNT, 0x3);
1188 hisi_sas_write32(hisi_hba, ENT_INT_COAL_TIME, 0x1);
1189 hisi_sas_write32(hisi_hba, ENT_INT_COAL_CNT, 0x1);
1190 hisi_sas_write32(hisi_hba, OQ_INT_SRC, 0x0);
1191 hisi_sas_write32(hisi_hba, ENT_INT_SRC1, 0xffffffff);
1192 hisi_sas_write32(hisi_hba, ENT_INT_SRC2, 0xffffffff);
1193 hisi_sas_write32(hisi_hba, ENT_INT_SRC3, 0xffffffff);
1194 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK1, 0x7efefefe);
1195 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK2, 0x7efefefe);
1196 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, 0x7ffe20fe);
1197 hisi_sas_write32(hisi_hba, SAS_ECC_INTR_MSK, 0xfff00c30);
1198 for (i = 0; i < hisi_hba->queue_count; i++)
1199 hisi_sas_write32(hisi_hba, OQ0_INT_SRC_MSK+0x4*i, 0);
1200
1201 hisi_sas_write32(hisi_hba, AXI_AHB_CLK_CFG, 1);
1202 hisi_sas_write32(hisi_hba, HYPER_STREAM_ID_EN_CFG, 1);
1203
1204 /* Get sas_phy_ctrl value to deal with TX FFE issue. */
1205 if (!device_property_read_u32_array(dev, "hisilicon,signal-attenuation",
1206 signal, ARRAY_SIZE(signal))) {
1207 for (i = 0; i < ARRAY_SIZE(sig_atten_lu); i++) {
1208 const struct sig_atten_lu_s *lookup = &sig_atten_lu[i];
1209 const struct signal_attenuation_s *att = lookup->att;
1210
1211 if ((signal[0] == att->de_emphasis) &&
1212 (signal[1] == att->preshoot) &&
1213 (signal[2] == att->boost)) {
1214 sas_phy_ctrl = lookup->sas_phy_ctrl;
1215 break;
1216 }
1217 }
1218
1219 if (i == ARRAY_SIZE(sig_atten_lu))
1220 dev_warn(dev, "unknown signal attenuation values, using default PHY ctrl config\n");
1221 }
1222
1223 for (i = 0; i < hisi_hba->n_phy; i++) {
1224 struct hisi_sas_phy *phy = &hisi_hba->phy[i];
1225 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1226 u32 prog_phy_link_rate = 0x800;
1227
1228 if (!sas_phy->phy || (sas_phy->phy->maximum_linkrate <
1229 SAS_LINK_RATE_1_5_GBPS)) {
1230 prog_phy_link_rate = 0x855;
1231 } else {
1232 enum sas_linkrate max = sas_phy->phy->maximum_linkrate;
1233
1234 prog_phy_link_rate =
1235 hisi_sas_get_prog_phy_linkrate_mask(max) |
1236 0x800;
1237 }
1238 hisi_sas_phy_write32(hisi_hba, i, PROG_PHY_LINK_RATE,
1239 prog_phy_link_rate);
1240 hisi_sas_phy_write32(hisi_hba, i, SAS_PHY_CTRL, sas_phy_ctrl);
1241 hisi_sas_phy_write32(hisi_hba, i, SL_TOUT_CFG, 0x7d7d7d7d);
1242 hisi_sas_phy_write32(hisi_hba, i, SL_CONTROL, 0x0);
1243 hisi_sas_phy_write32(hisi_hba, i, TXID_AUTO, 0x2);
1244 hisi_sas_phy_write32(hisi_hba, i, DONE_RECEIVED_TIME, 0x8);
1245 hisi_sas_phy_write32(hisi_hba, i, CHL_INT0, 0xffffffff);
1246 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1, 0xffffffff);
1247 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2, 0xfff87fff);
1248 hisi_sas_phy_write32(hisi_hba, i, RXOP_CHECK_CFG_H, 0x1000);
1249 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1_MSK, 0xff857fff);
1250 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x8ffffbfe);
1251 hisi_sas_phy_write32(hisi_hba, i, SL_CFG, 0x13f801fc);
1252 hisi_sas_phy_write32(hisi_hba, i, PHY_CTRL_RDY_MSK, 0x0);
1253 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_NOT_RDY_MSK, 0x0);
1254 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_DWS_RESET_MSK, 0x0);
1255 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_PHY_ENA_MSK, 0x0);
1256 hisi_sas_phy_write32(hisi_hba, i, SL_RX_BCAST_CHK_MSK, 0x0);
1257 hisi_sas_phy_write32(hisi_hba, i, CHL_INT_COAL_EN, 0x0);
1258 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_OOB_RESTART_MSK, 0x0);
1259 if (hisi_hba->refclk_frequency_mhz == 66)
1260 hisi_sas_phy_write32(hisi_hba, i, PHY_CTRL, 0x199B694);
1261 /* else, do nothing -> leave it how you found it */
1262 }
1263
1264 for (i = 0; i < hisi_hba->queue_count; i++) {
1265 /* Delivery queue */
1266 hisi_sas_write32(hisi_hba,
1267 DLVRY_Q_0_BASE_ADDR_HI + (i * 0x14),
1268 upper_32_bits(hisi_hba->cmd_hdr_dma[i]));
1269
1270 hisi_sas_write32(hisi_hba, DLVRY_Q_0_BASE_ADDR_LO + (i * 0x14),
1271 lower_32_bits(hisi_hba->cmd_hdr_dma[i]));
1272
1273 hisi_sas_write32(hisi_hba, DLVRY_Q_0_DEPTH + (i * 0x14),
1274 HISI_SAS_QUEUE_SLOTS);
1275
1276 /* Completion queue */
1277 hisi_sas_write32(hisi_hba, COMPL_Q_0_BASE_ADDR_HI + (i * 0x14),
1278 upper_32_bits(hisi_hba->complete_hdr_dma[i]));
1279
1280 hisi_sas_write32(hisi_hba, COMPL_Q_0_BASE_ADDR_LO + (i * 0x14),
1281 lower_32_bits(hisi_hba->complete_hdr_dma[i]));
1282
1283 hisi_sas_write32(hisi_hba, COMPL_Q_0_DEPTH + (i * 0x14),
1284 HISI_SAS_QUEUE_SLOTS);
1285 }
1286
1287 /* itct */
1288 hisi_sas_write32(hisi_hba, ITCT_BASE_ADDR_LO,
1289 lower_32_bits(hisi_hba->itct_dma));
1290
1291 hisi_sas_write32(hisi_hba, ITCT_BASE_ADDR_HI,
1292 upper_32_bits(hisi_hba->itct_dma));
1293
1294 /* iost */
1295 hisi_sas_write32(hisi_hba, IOST_BASE_ADDR_LO,
1296 lower_32_bits(hisi_hba->iost_dma));
1297
1298 hisi_sas_write32(hisi_hba, IOST_BASE_ADDR_HI,
1299 upper_32_bits(hisi_hba->iost_dma));
1300
1301 /* breakpoint */
1302 hisi_sas_write32(hisi_hba, IO_BROKEN_MSG_ADDR_LO,
1303 lower_32_bits(hisi_hba->breakpoint_dma));
1304
1305 hisi_sas_write32(hisi_hba, IO_BROKEN_MSG_ADDR_HI,
1306 upper_32_bits(hisi_hba->breakpoint_dma));
1307
1308 /* SATA broken msg */
1309 hisi_sas_write32(hisi_hba, IO_SATA_BROKEN_MSG_ADDR_LO,
1310 lower_32_bits(hisi_hba->sata_breakpoint_dma));
1311
1312 hisi_sas_write32(hisi_hba, IO_SATA_BROKEN_MSG_ADDR_HI,
1313 upper_32_bits(hisi_hba->sata_breakpoint_dma));
1314
1315 /* SATA initial fis */
1316 hisi_sas_write32(hisi_hba, SATA_INITI_D2H_STORE_ADDR_LO,
1317 lower_32_bits(hisi_hba->initial_fis_dma));
1318
1319 hisi_sas_write32(hisi_hba, SATA_INITI_D2H_STORE_ADDR_HI,
1320 upper_32_bits(hisi_hba->initial_fis_dma));
1321 }
1322
1323 static void link_timeout_enable_link(struct timer_list *t)
1324 {
1325 struct hisi_hba *hisi_hba = from_timer(hisi_hba, t, timer);
1326 int i, reg_val;
1327
1328 for (i = 0; i < hisi_hba->n_phy; i++) {
1329 if (hisi_hba->reject_stp_links_msk & BIT(i))
1330 continue;
1331
1332 reg_val = hisi_sas_phy_read32(hisi_hba, i, CON_CONTROL);
1333 if (!(reg_val & BIT(0))) {
1334 hisi_sas_phy_write32(hisi_hba, i,
1335 CON_CONTROL, 0x7);
1336 break;
1337 }
1338 }
1339
1340 hisi_hba->timer.function = link_timeout_disable_link;
1341 mod_timer(&hisi_hba->timer, jiffies + msecs_to_jiffies(900));
1342 }
1343
1344 static void link_timeout_disable_link(struct timer_list *t)
1345 {
1346 struct hisi_hba *hisi_hba = from_timer(hisi_hba, t, timer);
1347 int i, reg_val;
1348
1349 reg_val = hisi_sas_read32(hisi_hba, PHY_STATE);
1350 for (i = 0; i < hisi_hba->n_phy && reg_val; i++) {
1351 if (hisi_hba->reject_stp_links_msk & BIT(i))
1352 continue;
1353
1354 if (reg_val & BIT(i)) {
1355 hisi_sas_phy_write32(hisi_hba, i,
1356 CON_CONTROL, 0x6);
1357 break;
1358 }
1359 }
1360
1361 hisi_hba->timer.function = link_timeout_enable_link;
1362 mod_timer(&hisi_hba->timer, jiffies + msecs_to_jiffies(100));
1363 }
1364
1365 static void set_link_timer_quirk(struct hisi_hba *hisi_hba)
1366 {
1367 hisi_hba->timer.function = link_timeout_disable_link;
1368 hisi_hba->timer.expires = jiffies + msecs_to_jiffies(1000);
1369 add_timer(&hisi_hba->timer);
1370 }
1371
1372 static int hw_init_v2_hw(struct hisi_hba *hisi_hba)
1373 {
1374 struct device *dev = hisi_hba->dev;
1375 int rc;
1376
1377 rc = reset_hw_v2_hw(hisi_hba);
1378 if (rc) {
1379 dev_err(dev, "hisi_sas_reset_hw failed, rc=%d", rc);
1380 return rc;
1381 }
1382
1383 msleep(100);
1384 init_reg_v2_hw(hisi_hba);
1385
1386 return 0;
1387 }
1388
1389 static void enable_phy_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1390 {
1391 u32 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CFG);
1392
1393 cfg |= PHY_CFG_ENA_MSK;
1394 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CFG, cfg);
1395 }
1396
1397 static bool is_sata_phy_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1398 {
1399 u32 context;
1400
1401 context = hisi_sas_read32(hisi_hba, PHY_CONTEXT);
1402 if (context & (1 << phy_no))
1403 return true;
1404
1405 return false;
1406 }
1407
1408 static bool tx_fifo_is_empty_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1409 {
1410 u32 dfx_val;
1411
1412 dfx_val = hisi_sas_phy_read32(hisi_hba, phy_no, DMA_TX_DFX1);
1413
1414 if (dfx_val & BIT(16))
1415 return false;
1416
1417 return true;
1418 }
1419
1420 static bool axi_bus_is_idle_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1421 {
1422 int i, max_loop = 1000;
1423 struct device *dev = hisi_hba->dev;
1424 u32 status, axi_status, dfx_val, dfx_tx_val;
1425
1426 for (i = 0; i < max_loop; i++) {
1427 status = hisi_sas_read32_relaxed(hisi_hba,
1428 AXI_MASTER_CFG_BASE + AM_CURR_TRANS_RETURN);
1429
1430 axi_status = hisi_sas_read32(hisi_hba, AXI_CFG);
1431 dfx_val = hisi_sas_phy_read32(hisi_hba, phy_no, DMA_TX_DFX1);
1432 dfx_tx_val = hisi_sas_phy_read32(hisi_hba,
1433 phy_no, DMA_TX_FIFO_DFX0);
1434
1435 if ((status == 0x3) && (axi_status == 0x0) &&
1436 (dfx_val & BIT(20)) && (dfx_tx_val & BIT(10)))
1437 return true;
1438 udelay(10);
1439 }
1440 dev_err(dev, "bus is not idle phy%d, axi150:0x%x axi100:0x%x port204:0x%x port240:0x%x\n",
1441 phy_no, status, axi_status,
1442 dfx_val, dfx_tx_val);
1443 return false;
1444 }
1445
1446 static bool wait_io_done_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1447 {
1448 int i, max_loop = 1000;
1449 struct device *dev = hisi_hba->dev;
1450 u32 status, tx_dfx0;
1451
1452 for (i = 0; i < max_loop; i++) {
1453 status = hisi_sas_phy_read32(hisi_hba, phy_no, LINK_DFX2);
1454 status = (status & 0x3fc0) >> 6;
1455
1456 if (status != 0x1)
1457 return true;
1458
1459 tx_dfx0 = hisi_sas_phy_read32(hisi_hba, phy_no, DMA_TX_DFX0);
1460 if ((tx_dfx0 & 0x1ff) == 0x2)
1461 return true;
1462 udelay(10);
1463 }
1464 dev_err(dev, "IO not done phy%d, port264:0x%x port200:0x%x\n",
1465 phy_no, status, tx_dfx0);
1466 return false;
1467 }
1468
1469 static bool allowed_disable_phy_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1470 {
1471 if (tx_fifo_is_empty_v2_hw(hisi_hba, phy_no))
1472 return true;
1473
1474 if (!axi_bus_is_idle_v2_hw(hisi_hba, phy_no))
1475 return false;
1476
1477 if (!wait_io_done_v2_hw(hisi_hba, phy_no))
1478 return false;
1479
1480 return true;
1481 }
1482
1483
1484 static void disable_phy_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1485 {
1486 u32 cfg, axi_val, dfx0_val, txid_auto;
1487 struct device *dev = hisi_hba->dev;
1488
1489 /* Close axi bus. */
1490 axi_val = hisi_sas_read32(hisi_hba, AXI_MASTER_CFG_BASE +
1491 AM_CTRL_GLOBAL);
1492 axi_val |= 0x1;
1493 hisi_sas_write32(hisi_hba, AXI_MASTER_CFG_BASE +
1494 AM_CTRL_GLOBAL, axi_val);
1495
1496 if (is_sata_phy_v2_hw(hisi_hba, phy_no)) {
1497 if (allowed_disable_phy_v2_hw(hisi_hba, phy_no))
1498 goto do_disable;
1499
1500 /* Reset host controller. */
1501 queue_work(hisi_hba->wq, &hisi_hba->rst_work);
1502 return;
1503 }
1504
1505 dfx0_val = hisi_sas_phy_read32(hisi_hba, phy_no, PORT_DFX0);
1506 dfx0_val = (dfx0_val & 0x1fc0) >> 6;
1507 if (dfx0_val != 0x4)
1508 goto do_disable;
1509
1510 if (!tx_fifo_is_empty_v2_hw(hisi_hba, phy_no)) {
1511 dev_warn(dev, "phy%d, wait tx fifo need send break\n",
1512 phy_no);
1513 txid_auto = hisi_sas_phy_read32(hisi_hba, phy_no,
1514 TXID_AUTO);
1515 txid_auto |= TXID_AUTO_CTB_MSK;
1516 hisi_sas_phy_write32(hisi_hba, phy_no, TXID_AUTO,
1517 txid_auto);
1518 }
1519
1520 do_disable:
1521 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CFG);
1522 cfg &= ~PHY_CFG_ENA_MSK;
1523 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CFG, cfg);
1524
1525 /* Open axi bus. */
1526 axi_val &= ~0x1;
1527 hisi_sas_write32(hisi_hba, AXI_MASTER_CFG_BASE +
1528 AM_CTRL_GLOBAL, axi_val);
1529 }
1530
1531 static void start_phy_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1532 {
1533 config_id_frame_v2_hw(hisi_hba, phy_no);
1534 config_phy_opt_mode_v2_hw(hisi_hba, phy_no);
1535 enable_phy_v2_hw(hisi_hba, phy_no);
1536 }
1537
1538 static void phy_hard_reset_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1539 {
1540 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
1541 u32 txid_auto;
1542
1543 disable_phy_v2_hw(hisi_hba, phy_no);
1544 if (phy->identify.device_type == SAS_END_DEVICE) {
1545 txid_auto = hisi_sas_phy_read32(hisi_hba, phy_no, TXID_AUTO);
1546 hisi_sas_phy_write32(hisi_hba, phy_no, TXID_AUTO,
1547 txid_auto | TX_HARDRST_MSK);
1548 }
1549 msleep(100);
1550 start_phy_v2_hw(hisi_hba, phy_no);
1551 }
1552
1553 static void phy_get_events_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1554 {
1555 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
1556 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1557 struct sas_phy *sphy = sas_phy->phy;
1558 u32 err4_reg_val, err6_reg_val;
1559
1560 /* loss dword syn, phy reset problem */
1561 err4_reg_val = hisi_sas_phy_read32(hisi_hba, phy_no, SAS_ERR_CNT4_REG);
1562
1563 /* disparity err, invalid dword */
1564 err6_reg_val = hisi_sas_phy_read32(hisi_hba, phy_no, SAS_ERR_CNT6_REG);
1565
1566 sphy->loss_of_dword_sync_count += (err4_reg_val >> 16) & 0xFFFF;
1567 sphy->phy_reset_problem_count += err4_reg_val & 0xFFFF;
1568 sphy->invalid_dword_count += (err6_reg_val & 0xFF0000) >> 16;
1569 sphy->running_disparity_error_count += err6_reg_val & 0xFF;
1570 }
1571
1572 static void phys_init_v2_hw(struct hisi_hba *hisi_hba)
1573 {
1574 int i;
1575
1576 for (i = 0; i < hisi_hba->n_phy; i++) {
1577 struct hisi_sas_phy *phy = &hisi_hba->phy[i];
1578 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1579
1580 if (!sas_phy->phy->enabled)
1581 continue;
1582
1583 start_phy_v2_hw(hisi_hba, i);
1584 }
1585 }
1586
1587 static void sl_notify_ssp_v2_hw(struct hisi_hba *hisi_hba, int phy_no)
1588 {
1589 u32 sl_control;
1590
1591 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL);
1592 sl_control |= SL_CONTROL_NOTIFY_EN_MSK;
1593 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control);
1594 msleep(1);
1595 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL);
1596 sl_control &= ~SL_CONTROL_NOTIFY_EN_MSK;
1597 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control);
1598 }
1599
1600 static enum sas_linkrate phy_get_max_linkrate_v2_hw(void)
1601 {
1602 return SAS_LINK_RATE_12_0_GBPS;
1603 }
1604
1605 static void phy_set_linkrate_v2_hw(struct hisi_hba *hisi_hba, int phy_no,
1606 struct sas_phy_linkrates *r)
1607 {
1608 enum sas_linkrate max = r->maximum_linkrate;
1609 u32 prog_phy_link_rate = 0x800;
1610
1611 prog_phy_link_rate |= hisi_sas_get_prog_phy_linkrate_mask(max);
1612 hisi_sas_phy_write32(hisi_hba, phy_no, PROG_PHY_LINK_RATE,
1613 prog_phy_link_rate);
1614 }
1615
1616 static int get_wideport_bitmap_v2_hw(struct hisi_hba *hisi_hba, int port_id)
1617 {
1618 int i, bitmap = 0;
1619 u32 phy_port_num_ma = hisi_sas_read32(hisi_hba, PHY_PORT_NUM_MA);
1620 u32 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE);
1621
1622 for (i = 0; i < (hisi_hba->n_phy < 9 ? hisi_hba->n_phy : 8); i++)
1623 if (phy_state & 1 << i)
1624 if (((phy_port_num_ma >> (i * 4)) & 0xf) == port_id)
1625 bitmap |= 1 << i;
1626
1627 if (hisi_hba->n_phy == 9) {
1628 u32 port_state = hisi_sas_read32(hisi_hba, PORT_STATE);
1629
1630 if (phy_state & 1 << 8)
1631 if (((port_state & PORT_STATE_PHY8_PORT_NUM_MSK) >>
1632 PORT_STATE_PHY8_PORT_NUM_OFF) == port_id)
1633 bitmap |= 1 << 9;
1634 }
1635
1636 return bitmap;
1637 }
1638
1639 /*
1640 * The callpath to this function and upto writing the write
1641 * queue pointer should be safe from interruption.
1642 */
1643 static int
1644 get_free_slot_v2_hw(struct hisi_hba *hisi_hba, struct hisi_sas_dq *dq)
1645 {
1646 struct device *dev = hisi_hba->dev;
1647 int queue = dq->id;
1648 u32 r, w;
1649
1650 w = dq->wr_point;
1651 r = hisi_sas_read32_relaxed(hisi_hba,
1652 DLVRY_Q_0_RD_PTR + (queue * 0x14));
1653 if (r == (w+1) % HISI_SAS_QUEUE_SLOTS) {
1654 dev_warn(dev, "full queue=%d r=%d w=%d\n",
1655 queue, r, w);
1656 return -EAGAIN;
1657 }
1658
1659 dq->wr_point = (dq->wr_point + 1) % HISI_SAS_QUEUE_SLOTS;
1660
1661 return w;
1662 }
1663
1664 /* DQ lock must be taken here */
1665 static void start_delivery_v2_hw(struct hisi_sas_dq *dq)
1666 {
1667 struct hisi_hba *hisi_hba = dq->hisi_hba;
1668 struct hisi_sas_slot *s, *s1, *s2 = NULL;
1669 int dlvry_queue = dq->id;
1670 int wp;
1671
1672 list_for_each_entry_safe(s, s1, &dq->list, delivery) {
1673 if (!s->ready)
1674 break;
1675 s2 = s;
1676 list_del(&s->delivery);
1677 }
1678
1679 if (!s2)
1680 return;
1681
1682 /*
1683 * Ensure that memories for slots built on other CPUs is observed.
1684 */
1685 smp_rmb();
1686 wp = (s2->dlvry_queue_slot + 1) % HISI_SAS_QUEUE_SLOTS;
1687
1688 hisi_sas_write32(hisi_hba, DLVRY_Q_0_WR_PTR + (dlvry_queue * 0x14), wp);
1689 }
1690
1691 static void prep_prd_sge_v2_hw(struct hisi_hba *hisi_hba,
1692 struct hisi_sas_slot *slot,
1693 struct hisi_sas_cmd_hdr *hdr,
1694 struct scatterlist *scatter,
1695 int n_elem)
1696 {
1697 struct hisi_sas_sge_page *sge_page = hisi_sas_sge_addr_mem(slot);
1698 struct scatterlist *sg;
1699 int i;
1700
1701 for_each_sg(scatter, sg, n_elem, i) {
1702 struct hisi_sas_sge *entry = &sge_page->sge[i];
1703
1704 entry->addr = cpu_to_le64(sg_dma_address(sg));
1705 entry->page_ctrl_0 = entry->page_ctrl_1 = 0;
1706 entry->data_len = cpu_to_le32(sg_dma_len(sg));
1707 entry->data_off = 0;
1708 }
1709
1710 hdr->prd_table_addr = cpu_to_le64(hisi_sas_sge_addr_dma(slot));
1711
1712 hdr->sg_len = cpu_to_le32(n_elem << CMD_HDR_DATA_SGL_LEN_OFF);
1713 }
1714
1715 static void prep_smp_v2_hw(struct hisi_hba *hisi_hba,
1716 struct hisi_sas_slot *slot)
1717 {
1718 struct sas_task *task = slot->task;
1719 struct hisi_sas_cmd_hdr *hdr = slot->cmd_hdr;
1720 struct domain_device *device = task->dev;
1721 struct hisi_sas_port *port = slot->port;
1722 struct scatterlist *sg_req;
1723 struct hisi_sas_device *sas_dev = device->lldd_dev;
1724 dma_addr_t req_dma_addr;
1725 unsigned int req_len;
1726
1727 /* req */
1728 sg_req = &task->smp_task.smp_req;
1729 req_dma_addr = sg_dma_address(sg_req);
1730 req_len = sg_dma_len(&task->smp_task.smp_req);
1731
1732 /* create header */
1733 /* dw0 */
1734 hdr->dw0 = cpu_to_le32((port->id << CMD_HDR_PORT_OFF) |
1735 (1 << CMD_HDR_PRIORITY_OFF) | /* high pri */
1736 (2 << CMD_HDR_CMD_OFF)); /* smp */
1737
1738 /* map itct entry */
1739 hdr->dw1 = cpu_to_le32((sas_dev->device_id << CMD_HDR_DEV_ID_OFF) |
1740 (1 << CMD_HDR_FRAME_TYPE_OFF) |
1741 (DIR_NO_DATA << CMD_HDR_DIR_OFF));
1742
1743 /* dw2 */
1744 hdr->dw2 = cpu_to_le32((((req_len - 4) / 4) << CMD_HDR_CFL_OFF) |
1745 (HISI_SAS_MAX_SMP_RESP_SZ / 4 <<
1746 CMD_HDR_MRFL_OFF));
1747
1748 hdr->transfer_tags = cpu_to_le32(slot->idx << CMD_HDR_IPTT_OFF);
1749
1750 hdr->cmd_table_addr = cpu_to_le64(req_dma_addr);
1751 hdr->sts_buffer_addr = cpu_to_le64(hisi_sas_status_buf_addr_dma(slot));
1752 }
1753
1754 static void prep_ssp_v2_hw(struct hisi_hba *hisi_hba,
1755 struct hisi_sas_slot *slot)
1756 {
1757 struct sas_task *task = slot->task;
1758 struct hisi_sas_cmd_hdr *hdr = slot->cmd_hdr;
1759 struct domain_device *device = task->dev;
1760 struct hisi_sas_device *sas_dev = device->lldd_dev;
1761 struct hisi_sas_port *port = slot->port;
1762 struct sas_ssp_task *ssp_task = &task->ssp_task;
1763 struct scsi_cmnd *scsi_cmnd = ssp_task->cmd;
1764 struct hisi_sas_tmf_task *tmf = slot->tmf;
1765 int has_data = 0, priority = !!tmf;
1766 u8 *buf_cmd;
1767 u32 dw1 = 0, dw2 = 0;
1768
1769 hdr->dw0 = cpu_to_le32((1 << CMD_HDR_RESP_REPORT_OFF) |
1770 (2 << CMD_HDR_TLR_CTRL_OFF) |
1771 (port->id << CMD_HDR_PORT_OFF) |
1772 (priority << CMD_HDR_PRIORITY_OFF) |
1773 (1 << CMD_HDR_CMD_OFF)); /* ssp */
1774
1775 dw1 = 1 << CMD_HDR_VDTL_OFF;
1776 if (tmf) {
1777 dw1 |= 2 << CMD_HDR_FRAME_TYPE_OFF;
1778 dw1 |= DIR_NO_DATA << CMD_HDR_DIR_OFF;
1779 } else {
1780 dw1 |= 1 << CMD_HDR_FRAME_TYPE_OFF;
1781 switch (scsi_cmnd->sc_data_direction) {
1782 case DMA_TO_DEVICE:
1783 has_data = 1;
1784 dw1 |= DIR_TO_DEVICE << CMD_HDR_DIR_OFF;
1785 break;
1786 case DMA_FROM_DEVICE:
1787 has_data = 1;
1788 dw1 |= DIR_TO_INI << CMD_HDR_DIR_OFF;
1789 break;
1790 default:
1791 dw1 &= ~CMD_HDR_DIR_MSK;
1792 }
1793 }
1794
1795 /* map itct entry */
1796 dw1 |= sas_dev->device_id << CMD_HDR_DEV_ID_OFF;
1797 hdr->dw1 = cpu_to_le32(dw1);
1798
1799 dw2 = (((sizeof(struct ssp_command_iu) + sizeof(struct ssp_frame_hdr)
1800 + 3) / 4) << CMD_HDR_CFL_OFF) |
1801 ((HISI_SAS_MAX_SSP_RESP_SZ / 4) << CMD_HDR_MRFL_OFF) |
1802 (2 << CMD_HDR_SG_MOD_OFF);
1803 hdr->dw2 = cpu_to_le32(dw2);
1804
1805 hdr->transfer_tags = cpu_to_le32(slot->idx);
1806
1807 if (has_data)
1808 prep_prd_sge_v2_hw(hisi_hba, slot, hdr, task->scatter,
1809 slot->n_elem);
1810
1811 hdr->data_transfer_len = cpu_to_le32(task->total_xfer_len);
1812 hdr->cmd_table_addr = cpu_to_le64(hisi_sas_cmd_hdr_addr_dma(slot));
1813 hdr->sts_buffer_addr = cpu_to_le64(hisi_sas_status_buf_addr_dma(slot));
1814
1815 buf_cmd = hisi_sas_cmd_hdr_addr_mem(slot) +
1816 sizeof(struct ssp_frame_hdr);
1817
1818 memcpy(buf_cmd, &task->ssp_task.LUN, 8);
1819 if (!tmf) {
1820 buf_cmd[9] = task->ssp_task.task_attr |
1821 (task->ssp_task.task_prio << 3);
1822 memcpy(buf_cmd + 12, task->ssp_task.cmd->cmnd,
1823 task->ssp_task.cmd->cmd_len);
1824 } else {
1825 buf_cmd[10] = tmf->tmf;
1826 switch (tmf->tmf) {
1827 case TMF_ABORT_TASK:
1828 case TMF_QUERY_TASK:
1829 buf_cmd[12] =
1830 (tmf->tag_of_task_to_be_managed >> 8) & 0xff;
1831 buf_cmd[13] =
1832 tmf->tag_of_task_to_be_managed & 0xff;
1833 break;
1834 default:
1835 break;
1836 }
1837 }
1838 }
1839
1840 #define TRANS_TX_ERR 0
1841 #define TRANS_RX_ERR 1
1842 #define DMA_TX_ERR 2
1843 #define SIPC_RX_ERR 3
1844 #define DMA_RX_ERR 4
1845
1846 #define DMA_TX_ERR_OFF 0
1847 #define DMA_TX_ERR_MSK (0xffff << DMA_TX_ERR_OFF)
1848 #define SIPC_RX_ERR_OFF 16
1849 #define SIPC_RX_ERR_MSK (0xffff << SIPC_RX_ERR_OFF)
1850
1851 static int parse_trans_tx_err_code_v2_hw(u32 err_msk)
1852 {
1853 static const u8 trans_tx_err_code_prio[] = {
1854 TRANS_TX_OPEN_FAIL_WITH_IT_NEXUS_LOSS,
1855 TRANS_TX_ERR_PHY_NOT_ENABLE,
1856 TRANS_TX_OPEN_CNX_ERR_WRONG_DESTINATION,
1857 TRANS_TX_OPEN_CNX_ERR_ZONE_VIOLATION,
1858 TRANS_TX_OPEN_CNX_ERR_BY_OTHER,
1859 RESERVED0,
1860 TRANS_TX_OPEN_CNX_ERR_AIP_TIMEOUT,
1861 TRANS_TX_OPEN_CNX_ERR_STP_RESOURCES_BUSY,
1862 TRANS_TX_OPEN_CNX_ERR_PROTOCOL_NOT_SUPPORTED,
1863 TRANS_TX_OPEN_CNX_ERR_CONNECTION_RATE_NOT_SUPPORTED,
1864 TRANS_TX_OPEN_CNX_ERR_BAD_DESTINATION,
1865 TRANS_TX_OPEN_CNX_ERR_BREAK_RCVD,
1866 TRANS_TX_OPEN_CNX_ERR_LOW_PHY_POWER,
1867 TRANS_TX_OPEN_CNX_ERR_PATHWAY_BLOCKED,
1868 TRANS_TX_OPEN_CNX_ERR_OPEN_TIMEOUT,
1869 TRANS_TX_OPEN_CNX_ERR_NO_DESTINATION,
1870 TRANS_TX_OPEN_RETRY_ERR_THRESHOLD_REACHED,
1871 TRANS_TX_ERR_WITH_CLOSE_PHYDISALE,
1872 TRANS_TX_ERR_WITH_CLOSE_DWS_TIMEOUT,
1873 TRANS_TX_ERR_WITH_CLOSE_COMINIT,
1874 TRANS_TX_ERR_WITH_BREAK_TIMEOUT,
1875 TRANS_TX_ERR_WITH_BREAK_REQUEST,
1876 TRANS_TX_ERR_WITH_BREAK_RECEVIED,
1877 TRANS_TX_ERR_WITH_CLOSE_TIMEOUT,
1878 TRANS_TX_ERR_WITH_CLOSE_NORMAL,
1879 TRANS_TX_ERR_WITH_NAK_RECEVIED,
1880 TRANS_TX_ERR_WITH_ACK_NAK_TIMEOUT,
1881 TRANS_TX_ERR_WITH_CREDIT_TIMEOUT,
1882 TRANS_TX_ERR_WITH_IPTT_CONFLICT,
1883 TRANS_TX_ERR_WITH_OPEN_BY_DES_OR_OTHERS,
1884 TRANS_TX_ERR_WITH_WAIT_RECV_TIMEOUT,
1885 };
1886 int index, i;
1887
1888 for (i = 0; i < ARRAY_SIZE(trans_tx_err_code_prio); i++) {
1889 index = trans_tx_err_code_prio[i] - TRANS_TX_FAIL_BASE;
1890 if (err_msk & (1 << index))
1891 return trans_tx_err_code_prio[i];
1892 }
1893 return -1;
1894 }
1895
1896 static int parse_trans_rx_err_code_v2_hw(u32 err_msk)
1897 {
1898 static const u8 trans_rx_err_code_prio[] = {
1899 TRANS_RX_ERR_WITH_RXFRAME_CRC_ERR,
1900 TRANS_RX_ERR_WITH_RXFIS_8B10B_DISP_ERR,
1901 TRANS_RX_ERR_WITH_RXFRAME_HAVE_ERRPRM,
1902 TRANS_RX_ERR_WITH_RXFIS_DECODE_ERROR,
1903 TRANS_RX_ERR_WITH_RXFIS_CRC_ERR,
1904 TRANS_RX_ERR_WITH_RXFRAME_LENGTH_OVERRUN,
1905 TRANS_RX_ERR_WITH_RXFIS_RX_SYNCP,
1906 TRANS_RX_ERR_WITH_LINK_BUF_OVERRUN,
1907 TRANS_RX_ERR_WITH_CLOSE_PHY_DISABLE,
1908 TRANS_RX_ERR_WITH_CLOSE_DWS_TIMEOUT,
1909 TRANS_RX_ERR_WITH_CLOSE_COMINIT,
1910 TRANS_RX_ERR_WITH_BREAK_TIMEOUT,
1911 TRANS_RX_ERR_WITH_BREAK_REQUEST,
1912 TRANS_RX_ERR_WITH_BREAK_RECEVIED,
1913 RESERVED1,
1914 TRANS_RX_ERR_WITH_CLOSE_NORMAL,
1915 TRANS_RX_ERR_WITH_DATA_LEN0,
1916 TRANS_RX_ERR_WITH_BAD_HASH,
1917 TRANS_RX_XRDY_WLEN_ZERO_ERR,
1918 TRANS_RX_SSP_FRM_LEN_ERR,
1919 RESERVED2,
1920 RESERVED3,
1921 RESERVED4,
1922 RESERVED5,
1923 TRANS_RX_ERR_WITH_BAD_FRM_TYPE,
1924 TRANS_RX_SMP_FRM_LEN_ERR,
1925 TRANS_RX_SMP_RESP_TIMEOUT_ERR,
1926 RESERVED6,
1927 RESERVED7,
1928 RESERVED8,
1929 RESERVED9,
1930 TRANS_RX_R_ERR,
1931 };
1932 int index, i;
1933
1934 for (i = 0; i < ARRAY_SIZE(trans_rx_err_code_prio); i++) {
1935 index = trans_rx_err_code_prio[i] - TRANS_RX_FAIL_BASE;
1936 if (err_msk & (1 << index))
1937 return trans_rx_err_code_prio[i];
1938 }
1939 return -1;
1940 }
1941
1942 static int parse_dma_tx_err_code_v2_hw(u32 err_msk)
1943 {
1944 static const u8 dma_tx_err_code_prio[] = {
1945 DMA_TX_UNEXP_XFER_ERR,
1946 DMA_TX_UNEXP_RETRANS_ERR,
1947 DMA_TX_XFER_LEN_OVERFLOW,
1948 DMA_TX_XFER_OFFSET_ERR,
1949 DMA_TX_RAM_ECC_ERR,
1950 DMA_TX_DIF_LEN_ALIGN_ERR,
1951 DMA_TX_DIF_CRC_ERR,
1952 DMA_TX_DIF_APP_ERR,
1953 DMA_TX_DIF_RPP_ERR,
1954 DMA_TX_DATA_SGL_OVERFLOW,
1955 DMA_TX_DIF_SGL_OVERFLOW,
1956 };
1957 int index, i;
1958
1959 for (i = 0; i < ARRAY_SIZE(dma_tx_err_code_prio); i++) {
1960 index = dma_tx_err_code_prio[i] - DMA_TX_ERR_BASE;
1961 err_msk = err_msk & DMA_TX_ERR_MSK;
1962 if (err_msk & (1 << index))
1963 return dma_tx_err_code_prio[i];
1964 }
1965 return -1;
1966 }
1967
1968 static int parse_sipc_rx_err_code_v2_hw(u32 err_msk)
1969 {
1970 static const u8 sipc_rx_err_code_prio[] = {
1971 SIPC_RX_FIS_STATUS_ERR_BIT_VLD,
1972 SIPC_RX_PIO_WRSETUP_STATUS_DRQ_ERR,
1973 SIPC_RX_FIS_STATUS_BSY_BIT_ERR,
1974 SIPC_RX_WRSETUP_LEN_ODD_ERR,
1975 SIPC_RX_WRSETUP_LEN_ZERO_ERR,
1976 SIPC_RX_WRDATA_LEN_NOT_MATCH_ERR,
1977 SIPC_RX_NCQ_WRSETUP_OFFSET_ERR,
1978 SIPC_RX_NCQ_WRSETUP_AUTO_ACTIVE_ERR,
1979 SIPC_RX_SATA_UNEXP_FIS_ERR,
1980 SIPC_RX_WRSETUP_ESTATUS_ERR,
1981 SIPC_RX_DATA_UNDERFLOW_ERR,
1982 };
1983 int index, i;
1984
1985 for (i = 0; i < ARRAY_SIZE(sipc_rx_err_code_prio); i++) {
1986 index = sipc_rx_err_code_prio[i] - SIPC_RX_ERR_BASE;
1987 err_msk = err_msk & SIPC_RX_ERR_MSK;
1988 if (err_msk & (1 << (index + 0x10)))
1989 return sipc_rx_err_code_prio[i];
1990 }
1991 return -1;
1992 }
1993
1994 static int parse_dma_rx_err_code_v2_hw(u32 err_msk)
1995 {
1996 static const u8 dma_rx_err_code_prio[] = {
1997 DMA_RX_UNKNOWN_FRM_ERR,
1998 DMA_RX_DATA_LEN_OVERFLOW,
1999 DMA_RX_DATA_LEN_UNDERFLOW,
2000 DMA_RX_DATA_OFFSET_ERR,
2001 RESERVED10,
2002 DMA_RX_SATA_FRAME_TYPE_ERR,
2003 DMA_RX_RESP_BUF_OVERFLOW,
2004 DMA_RX_UNEXP_RETRANS_RESP_ERR,
2005 DMA_RX_UNEXP_NORM_RESP_ERR,
2006 DMA_RX_UNEXP_RDFRAME_ERR,
2007 DMA_RX_PIO_DATA_LEN_ERR,
2008 DMA_RX_RDSETUP_STATUS_ERR,
2009 DMA_RX_RDSETUP_STATUS_DRQ_ERR,
2010 DMA_RX_RDSETUP_STATUS_BSY_ERR,
2011 DMA_RX_RDSETUP_LEN_ODD_ERR,
2012 DMA_RX_RDSETUP_LEN_ZERO_ERR,
2013 DMA_RX_RDSETUP_LEN_OVER_ERR,
2014 DMA_RX_RDSETUP_OFFSET_ERR,
2015 DMA_RX_RDSETUP_ACTIVE_ERR,
2016 DMA_RX_RDSETUP_ESTATUS_ERR,
2017 DMA_RX_RAM_ECC_ERR,
2018 DMA_RX_DIF_CRC_ERR,
2019 DMA_RX_DIF_APP_ERR,
2020 DMA_RX_DIF_RPP_ERR,
2021 DMA_RX_DATA_SGL_OVERFLOW,
2022 DMA_RX_DIF_SGL_OVERFLOW,
2023 };
2024 int index, i;
2025
2026 for (i = 0; i < ARRAY_SIZE(dma_rx_err_code_prio); i++) {
2027 index = dma_rx_err_code_prio[i] - DMA_RX_ERR_BASE;
2028 if (err_msk & (1 << index))
2029 return dma_rx_err_code_prio[i];
2030 }
2031 return -1;
2032 }
2033
2034 /* by default, task resp is complete */
2035 static void slot_err_v2_hw(struct hisi_hba *hisi_hba,
2036 struct sas_task *task,
2037 struct hisi_sas_slot *slot,
2038 int err_phase)
2039 {
2040 struct task_status_struct *ts = &task->task_status;
2041 struct hisi_sas_err_record_v2 *err_record =
2042 hisi_sas_status_buf_addr_mem(slot);
2043 u32 trans_tx_fail_type = cpu_to_le32(err_record->trans_tx_fail_type);
2044 u32 trans_rx_fail_type = cpu_to_le32(err_record->trans_rx_fail_type);
2045 u16 dma_tx_err_type = cpu_to_le16(err_record->dma_tx_err_type);
2046 u16 sipc_rx_err_type = cpu_to_le16(err_record->sipc_rx_err_type);
2047 u32 dma_rx_err_type = cpu_to_le32(err_record->dma_rx_err_type);
2048 int error = -1;
2049
2050 if (err_phase == 1) {
2051 /* error in TX phase, the priority of error is: DW2 > DW0 */
2052 error = parse_dma_tx_err_code_v2_hw(dma_tx_err_type);
2053 if (error == -1)
2054 error = parse_trans_tx_err_code_v2_hw(
2055 trans_tx_fail_type);
2056 } else if (err_phase == 2) {
2057 /* error in RX phase, the priority is: DW1 > DW3 > DW2 */
2058 error = parse_trans_rx_err_code_v2_hw(
2059 trans_rx_fail_type);
2060 if (error == -1) {
2061 error = parse_dma_rx_err_code_v2_hw(
2062 dma_rx_err_type);
2063 if (error == -1)
2064 error = parse_sipc_rx_err_code_v2_hw(
2065 sipc_rx_err_type);
2066 }
2067 }
2068
2069 switch (task->task_proto) {
2070 case SAS_PROTOCOL_SSP:
2071 {
2072 switch (error) {
2073 case TRANS_TX_OPEN_CNX_ERR_NO_DESTINATION:
2074 {
2075 ts->stat = SAS_OPEN_REJECT;
2076 ts->open_rej_reason = SAS_OREJ_NO_DEST;
2077 break;
2078 }
2079 case TRANS_TX_OPEN_CNX_ERR_PROTOCOL_NOT_SUPPORTED:
2080 {
2081 ts->stat = SAS_OPEN_REJECT;
2082 ts->open_rej_reason = SAS_OREJ_EPROTO;
2083 break;
2084 }
2085 case TRANS_TX_OPEN_CNX_ERR_CONNECTION_RATE_NOT_SUPPORTED:
2086 {
2087 ts->stat = SAS_OPEN_REJECT;
2088 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
2089 break;
2090 }
2091 case TRANS_TX_OPEN_CNX_ERR_BAD_DESTINATION:
2092 {
2093 ts->stat = SAS_OPEN_REJECT;
2094 ts->open_rej_reason = SAS_OREJ_BAD_DEST;
2095 break;
2096 }
2097 case TRANS_TX_OPEN_CNX_ERR_WRONG_DESTINATION:
2098 {
2099 ts->stat = SAS_OPEN_REJECT;
2100 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
2101 break;
2102 }
2103 case DMA_RX_UNEXP_NORM_RESP_ERR:
2104 case TRANS_TX_OPEN_CNX_ERR_ZONE_VIOLATION:
2105 case DMA_RX_RESP_BUF_OVERFLOW:
2106 {
2107 ts->stat = SAS_OPEN_REJECT;
2108 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2109 break;
2110 }
2111 case TRANS_TX_OPEN_CNX_ERR_LOW_PHY_POWER:
2112 {
2113 /* not sure */
2114 ts->stat = SAS_DEV_NO_RESPONSE;
2115 break;
2116 }
2117 case DMA_RX_DATA_LEN_OVERFLOW:
2118 {
2119 ts->stat = SAS_DATA_OVERRUN;
2120 ts->residual = 0;
2121 break;
2122 }
2123 case DMA_RX_DATA_LEN_UNDERFLOW:
2124 {
2125 ts->residual = trans_tx_fail_type;
2126 ts->stat = SAS_DATA_UNDERRUN;
2127 break;
2128 }
2129 case TRANS_TX_OPEN_FAIL_WITH_IT_NEXUS_LOSS:
2130 case TRANS_TX_ERR_PHY_NOT_ENABLE:
2131 case TRANS_TX_OPEN_CNX_ERR_BY_OTHER:
2132 case TRANS_TX_OPEN_CNX_ERR_AIP_TIMEOUT:
2133 case TRANS_TX_OPEN_CNX_ERR_BREAK_RCVD:
2134 case TRANS_TX_OPEN_CNX_ERR_PATHWAY_BLOCKED:
2135 case TRANS_TX_OPEN_CNX_ERR_OPEN_TIMEOUT:
2136 case TRANS_TX_OPEN_RETRY_ERR_THRESHOLD_REACHED:
2137 case TRANS_TX_ERR_WITH_BREAK_TIMEOUT:
2138 case TRANS_TX_ERR_WITH_BREAK_REQUEST:
2139 case TRANS_TX_ERR_WITH_BREAK_RECEVIED:
2140 case TRANS_TX_ERR_WITH_CLOSE_TIMEOUT:
2141 case TRANS_TX_ERR_WITH_CLOSE_NORMAL:
2142 case TRANS_TX_ERR_WITH_CLOSE_PHYDISALE:
2143 case TRANS_TX_ERR_WITH_CLOSE_DWS_TIMEOUT:
2144 case TRANS_TX_ERR_WITH_CLOSE_COMINIT:
2145 case TRANS_TX_ERR_WITH_NAK_RECEVIED:
2146 case TRANS_TX_ERR_WITH_ACK_NAK_TIMEOUT:
2147 case TRANS_TX_ERR_WITH_CREDIT_TIMEOUT:
2148 case TRANS_TX_ERR_WITH_IPTT_CONFLICT:
2149 case TRANS_RX_ERR_WITH_RXFRAME_CRC_ERR:
2150 case TRANS_RX_ERR_WITH_RXFIS_8B10B_DISP_ERR:
2151 case TRANS_RX_ERR_WITH_RXFRAME_HAVE_ERRPRM:
2152 case TRANS_RX_ERR_WITH_LINK_BUF_OVERRUN:
2153 case TRANS_RX_ERR_WITH_BREAK_TIMEOUT:
2154 case TRANS_RX_ERR_WITH_BREAK_REQUEST:
2155 case TRANS_RX_ERR_WITH_BREAK_RECEVIED:
2156 case TRANS_RX_ERR_WITH_CLOSE_NORMAL:
2157 case TRANS_RX_ERR_WITH_CLOSE_DWS_TIMEOUT:
2158 case TRANS_RX_ERR_WITH_CLOSE_COMINIT:
2159 case TRANS_TX_ERR_FRAME_TXED:
2160 case TRANS_RX_ERR_WITH_CLOSE_PHY_DISABLE:
2161 case TRANS_RX_ERR_WITH_DATA_LEN0:
2162 case TRANS_RX_ERR_WITH_BAD_HASH:
2163 case TRANS_RX_XRDY_WLEN_ZERO_ERR:
2164 case TRANS_RX_SSP_FRM_LEN_ERR:
2165 case TRANS_RX_ERR_WITH_BAD_FRM_TYPE:
2166 case DMA_TX_DATA_SGL_OVERFLOW:
2167 case DMA_TX_UNEXP_XFER_ERR:
2168 case DMA_TX_UNEXP_RETRANS_ERR:
2169 case DMA_TX_XFER_LEN_OVERFLOW:
2170 case DMA_TX_XFER_OFFSET_ERR:
2171 case SIPC_RX_DATA_UNDERFLOW_ERR:
2172 case DMA_RX_DATA_SGL_OVERFLOW:
2173 case DMA_RX_DATA_OFFSET_ERR:
2174 case DMA_RX_RDSETUP_LEN_ODD_ERR:
2175 case DMA_RX_RDSETUP_LEN_ZERO_ERR:
2176 case DMA_RX_RDSETUP_LEN_OVER_ERR:
2177 case DMA_RX_SATA_FRAME_TYPE_ERR:
2178 case DMA_RX_UNKNOWN_FRM_ERR:
2179 {
2180 /* This will request a retry */
2181 ts->stat = SAS_QUEUE_FULL;
2182 slot->abort = 1;
2183 break;
2184 }
2185 default:
2186 break;
2187 }
2188 }
2189 break;
2190 case SAS_PROTOCOL_SMP:
2191 ts->stat = SAM_STAT_CHECK_CONDITION;
2192 break;
2193
2194 case SAS_PROTOCOL_SATA:
2195 case SAS_PROTOCOL_STP:
2196 case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
2197 {
2198 switch (error) {
2199 case TRANS_TX_OPEN_CNX_ERR_NO_DESTINATION:
2200 {
2201 ts->stat = SAS_OPEN_REJECT;
2202 ts->open_rej_reason = SAS_OREJ_NO_DEST;
2203 break;
2204 }
2205 case TRANS_TX_OPEN_CNX_ERR_LOW_PHY_POWER:
2206 {
2207 ts->resp = SAS_TASK_UNDELIVERED;
2208 ts->stat = SAS_DEV_NO_RESPONSE;
2209 break;
2210 }
2211 case TRANS_TX_OPEN_CNX_ERR_PROTOCOL_NOT_SUPPORTED:
2212 {
2213 ts->stat = SAS_OPEN_REJECT;
2214 ts->open_rej_reason = SAS_OREJ_EPROTO;
2215 break;
2216 }
2217 case TRANS_TX_OPEN_CNX_ERR_CONNECTION_RATE_NOT_SUPPORTED:
2218 {
2219 ts->stat = SAS_OPEN_REJECT;
2220 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
2221 break;
2222 }
2223 case TRANS_TX_OPEN_CNX_ERR_BAD_DESTINATION:
2224 {
2225 ts->stat = SAS_OPEN_REJECT;
2226 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
2227 break;
2228 }
2229 case TRANS_TX_OPEN_CNX_ERR_WRONG_DESTINATION:
2230 {
2231 ts->stat = SAS_OPEN_REJECT;
2232 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
2233 break;
2234 }
2235 case DMA_RX_RESP_BUF_OVERFLOW:
2236 case DMA_RX_UNEXP_NORM_RESP_ERR:
2237 case TRANS_TX_OPEN_CNX_ERR_ZONE_VIOLATION:
2238 {
2239 ts->stat = SAS_OPEN_REJECT;
2240 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2241 break;
2242 }
2243 case DMA_RX_DATA_LEN_OVERFLOW:
2244 {
2245 ts->stat = SAS_DATA_OVERRUN;
2246 ts->residual = 0;
2247 break;
2248 }
2249 case DMA_RX_DATA_LEN_UNDERFLOW:
2250 {
2251 ts->residual = trans_tx_fail_type;
2252 ts->stat = SAS_DATA_UNDERRUN;
2253 break;
2254 }
2255 case TRANS_TX_OPEN_FAIL_WITH_IT_NEXUS_LOSS:
2256 case TRANS_TX_ERR_PHY_NOT_ENABLE:
2257 case TRANS_TX_OPEN_CNX_ERR_BY_OTHER:
2258 case TRANS_TX_OPEN_CNX_ERR_AIP_TIMEOUT:
2259 case TRANS_TX_OPEN_CNX_ERR_BREAK_RCVD:
2260 case TRANS_TX_OPEN_CNX_ERR_PATHWAY_BLOCKED:
2261 case TRANS_TX_OPEN_CNX_ERR_OPEN_TIMEOUT:
2262 case TRANS_TX_OPEN_RETRY_ERR_THRESHOLD_REACHED:
2263 case TRANS_TX_ERR_WITH_BREAK_TIMEOUT:
2264 case TRANS_TX_ERR_WITH_BREAK_REQUEST:
2265 case TRANS_TX_ERR_WITH_BREAK_RECEVIED:
2266 case TRANS_TX_ERR_WITH_CLOSE_TIMEOUT:
2267 case TRANS_TX_ERR_WITH_CLOSE_NORMAL:
2268 case TRANS_TX_ERR_WITH_CLOSE_PHYDISALE:
2269 case TRANS_TX_ERR_WITH_CLOSE_DWS_TIMEOUT:
2270 case TRANS_TX_ERR_WITH_CLOSE_COMINIT:
2271 case TRANS_TX_ERR_WITH_ACK_NAK_TIMEOUT:
2272 case TRANS_TX_ERR_WITH_CREDIT_TIMEOUT:
2273 case TRANS_TX_ERR_WITH_OPEN_BY_DES_OR_OTHERS:
2274 case TRANS_TX_ERR_WITH_WAIT_RECV_TIMEOUT:
2275 case TRANS_RX_ERR_WITH_RXFRAME_HAVE_ERRPRM:
2276 case TRANS_RX_ERR_WITH_RXFIS_8B10B_DISP_ERR:
2277 case TRANS_RX_ERR_WITH_RXFIS_DECODE_ERROR:
2278 case TRANS_RX_ERR_WITH_RXFIS_CRC_ERR:
2279 case TRANS_RX_ERR_WITH_RXFRAME_LENGTH_OVERRUN:
2280 case TRANS_RX_ERR_WITH_RXFIS_RX_SYNCP:
2281 case TRANS_RX_ERR_WITH_LINK_BUF_OVERRUN:
2282 case TRANS_RX_ERR_WITH_BREAK_TIMEOUT:
2283 case TRANS_RX_ERR_WITH_BREAK_REQUEST:
2284 case TRANS_RX_ERR_WITH_BREAK_RECEVIED:
2285 case TRANS_RX_ERR_WITH_CLOSE_NORMAL:
2286 case TRANS_RX_ERR_WITH_CLOSE_PHY_DISABLE:
2287 case TRANS_RX_ERR_WITH_CLOSE_DWS_TIMEOUT:
2288 case TRANS_RX_ERR_WITH_CLOSE_COMINIT:
2289 case TRANS_RX_ERR_WITH_DATA_LEN0:
2290 case TRANS_RX_ERR_WITH_BAD_HASH:
2291 case TRANS_RX_XRDY_WLEN_ZERO_ERR:
2292 case TRANS_RX_ERR_WITH_BAD_FRM_TYPE:
2293 case DMA_TX_DATA_SGL_OVERFLOW:
2294 case DMA_TX_UNEXP_XFER_ERR:
2295 case DMA_TX_UNEXP_RETRANS_ERR:
2296 case DMA_TX_XFER_LEN_OVERFLOW:
2297 case DMA_TX_XFER_OFFSET_ERR:
2298 case SIPC_RX_FIS_STATUS_ERR_BIT_VLD:
2299 case SIPC_RX_PIO_WRSETUP_STATUS_DRQ_ERR:
2300 case SIPC_RX_FIS_STATUS_BSY_BIT_ERR:
2301 case SIPC_RX_WRSETUP_LEN_ODD_ERR:
2302 case SIPC_RX_WRSETUP_LEN_ZERO_ERR:
2303 case SIPC_RX_WRDATA_LEN_NOT_MATCH_ERR:
2304 case SIPC_RX_SATA_UNEXP_FIS_ERR:
2305 case DMA_RX_DATA_SGL_OVERFLOW:
2306 case DMA_RX_DATA_OFFSET_ERR:
2307 case DMA_RX_SATA_FRAME_TYPE_ERR:
2308 case DMA_RX_UNEXP_RDFRAME_ERR:
2309 case DMA_RX_PIO_DATA_LEN_ERR:
2310 case DMA_RX_RDSETUP_STATUS_ERR:
2311 case DMA_RX_RDSETUP_STATUS_DRQ_ERR:
2312 case DMA_RX_RDSETUP_STATUS_BSY_ERR:
2313 case DMA_RX_RDSETUP_LEN_ODD_ERR:
2314 case DMA_RX_RDSETUP_LEN_ZERO_ERR:
2315 case DMA_RX_RDSETUP_LEN_OVER_ERR:
2316 case DMA_RX_RDSETUP_OFFSET_ERR:
2317 case DMA_RX_RDSETUP_ACTIVE_ERR:
2318 case DMA_RX_RDSETUP_ESTATUS_ERR:
2319 case DMA_RX_UNKNOWN_FRM_ERR:
2320 case TRANS_RX_SSP_FRM_LEN_ERR:
2321 case TRANS_TX_OPEN_CNX_ERR_STP_RESOURCES_BUSY:
2322 {
2323 slot->abort = 1;
2324 ts->stat = SAS_PHY_DOWN;
2325 break;
2326 }
2327 default:
2328 {
2329 ts->stat = SAS_PROTO_RESPONSE;
2330 break;
2331 }
2332 }
2333 hisi_sas_sata_done(task, slot);
2334 }
2335 break;
2336 default:
2337 break;
2338 }
2339 }
2340
2341 static int
2342 slot_complete_v2_hw(struct hisi_hba *hisi_hba, struct hisi_sas_slot *slot)
2343 {
2344 struct sas_task *task = slot->task;
2345 struct hisi_sas_device *sas_dev;
2346 struct device *dev = hisi_hba->dev;
2347 struct task_status_struct *ts;
2348 struct domain_device *device;
2349 struct sas_ha_struct *ha;
2350 enum exec_status sts;
2351 struct hisi_sas_complete_v2_hdr *complete_queue =
2352 hisi_hba->complete_hdr[slot->cmplt_queue];
2353 struct hisi_sas_complete_v2_hdr *complete_hdr =
2354 &complete_queue[slot->cmplt_queue_slot];
2355 unsigned long flags;
2356 bool is_internal = slot->is_internal;
2357
2358 if (unlikely(!task || !task->lldd_task || !task->dev))
2359 return -EINVAL;
2360
2361 ts = &task->task_status;
2362 device = task->dev;
2363 ha = device->port->ha;
2364 sas_dev = device->lldd_dev;
2365
2366 spin_lock_irqsave(&task->task_state_lock, flags);
2367 task->task_state_flags &=
2368 ~(SAS_TASK_STATE_PENDING | SAS_TASK_AT_INITIATOR);
2369 spin_unlock_irqrestore(&task->task_state_lock, flags);
2370
2371 memset(ts, 0, sizeof(*ts));
2372 ts->resp = SAS_TASK_COMPLETE;
2373
2374 if (unlikely(!sas_dev)) {
2375 dev_dbg(dev, "slot complete: port has no device\n");
2376 ts->stat = SAS_PHY_DOWN;
2377 goto out;
2378 }
2379
2380 /* Use SAS+TMF status codes */
2381 switch ((complete_hdr->dw0 & CMPLT_HDR_ABORT_STAT_MSK)
2382 >> CMPLT_HDR_ABORT_STAT_OFF) {
2383 case STAT_IO_ABORTED:
2384 /* this io has been aborted by abort command */
2385 ts->stat = SAS_ABORTED_TASK;
2386 goto out;
2387 case STAT_IO_COMPLETE:
2388 /* internal abort command complete */
2389 ts->stat = TMF_RESP_FUNC_SUCC;
2390 del_timer(&slot->internal_abort_timer);
2391 goto out;
2392 case STAT_IO_NO_DEVICE:
2393 ts->stat = TMF_RESP_FUNC_COMPLETE;
2394 del_timer(&slot->internal_abort_timer);
2395 goto out;
2396 case STAT_IO_NOT_VALID:
2397 /* abort single io, controller don't find
2398 * the io need to abort
2399 */
2400 ts->stat = TMF_RESP_FUNC_FAILED;
2401 del_timer(&slot->internal_abort_timer);
2402 goto out;
2403 default:
2404 break;
2405 }
2406
2407 if ((complete_hdr->dw0 & CMPLT_HDR_ERX_MSK) &&
2408 (!(complete_hdr->dw0 & CMPLT_HDR_RSPNS_XFRD_MSK))) {
2409 u32 err_phase = (complete_hdr->dw0 & CMPLT_HDR_ERR_PHASE_MSK)
2410 >> CMPLT_HDR_ERR_PHASE_OFF;
2411 u32 *error_info = hisi_sas_status_buf_addr_mem(slot);
2412
2413 /* Analyse error happens on which phase TX or RX */
2414 if (ERR_ON_TX_PHASE(err_phase))
2415 slot_err_v2_hw(hisi_hba, task, slot, 1);
2416 else if (ERR_ON_RX_PHASE(err_phase))
2417 slot_err_v2_hw(hisi_hba, task, slot, 2);
2418
2419 if (ts->stat != SAS_DATA_UNDERRUN)
2420 dev_info(dev, "erroneous completion iptt=%d task=%p dev id=%d "
2421 "CQ hdr: 0x%x 0x%x 0x%x 0x%x "
2422 "Error info: 0x%x 0x%x 0x%x 0x%x\n",
2423 slot->idx, task, sas_dev->device_id,
2424 complete_hdr->dw0, complete_hdr->dw1,
2425 complete_hdr->act, complete_hdr->dw3,
2426 error_info[0], error_info[1],
2427 error_info[2], error_info[3]);
2428
2429 if (unlikely(slot->abort))
2430 return ts->stat;
2431 goto out;
2432 }
2433
2434 switch (task->task_proto) {
2435 case SAS_PROTOCOL_SSP:
2436 {
2437 struct hisi_sas_status_buffer *status_buffer =
2438 hisi_sas_status_buf_addr_mem(slot);
2439 struct ssp_response_iu *iu = (struct ssp_response_iu *)
2440 &status_buffer->iu[0];
2441
2442 sas_ssp_task_response(dev, task, iu);
2443 break;
2444 }
2445 case SAS_PROTOCOL_SMP:
2446 {
2447 struct scatterlist *sg_resp = &task->smp_task.smp_resp;
2448 void *to;
2449
2450 ts->stat = SAM_STAT_GOOD;
2451 to = kmap_atomic(sg_page(sg_resp));
2452
2453 dma_unmap_sg(dev, &task->smp_task.smp_resp, 1,
2454 DMA_FROM_DEVICE);
2455 dma_unmap_sg(dev, &task->smp_task.smp_req, 1,
2456 DMA_TO_DEVICE);
2457 memcpy(to + sg_resp->offset,
2458 hisi_sas_status_buf_addr_mem(slot) +
2459 sizeof(struct hisi_sas_err_record),
2460 sg_dma_len(sg_resp));
2461 kunmap_atomic(to);
2462 break;
2463 }
2464 case SAS_PROTOCOL_SATA:
2465 case SAS_PROTOCOL_STP:
2466 case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
2467 {
2468 ts->stat = SAM_STAT_GOOD;
2469 hisi_sas_sata_done(task, slot);
2470 break;
2471 }
2472 default:
2473 ts->stat = SAM_STAT_CHECK_CONDITION;
2474 break;
2475 }
2476
2477 if (!slot->port->port_attached) {
2478 dev_warn(dev, "slot complete: port %d has removed\n",
2479 slot->port->sas_port.id);
2480 ts->stat = SAS_PHY_DOWN;
2481 }
2482
2483 out:
2484 sts = ts->stat;
2485 spin_lock_irqsave(&task->task_state_lock, flags);
2486 if (task->task_state_flags & SAS_TASK_STATE_ABORTED) {
2487 spin_unlock_irqrestore(&task->task_state_lock, flags);
2488 dev_info(dev, "slot complete: task(%p) aborted\n", task);
2489 return SAS_ABORTED_TASK;
2490 }
2491 task->task_state_flags |= SAS_TASK_STATE_DONE;
2492 spin_unlock_irqrestore(&task->task_state_lock, flags);
2493 hisi_sas_slot_task_free(hisi_hba, task, slot);
2494
2495 if (!is_internal && (task->task_proto != SAS_PROTOCOL_SMP)) {
2496 spin_lock_irqsave(&device->done_lock, flags);
2497 if (test_bit(SAS_HA_FROZEN, &ha->state)) {
2498 spin_unlock_irqrestore(&device->done_lock, flags);
2499 dev_info(dev, "slot complete: task(%p) ignored\n ",
2500 task);
2501 return sts;
2502 }
2503 spin_unlock_irqrestore(&device->done_lock, flags);
2504 }
2505
2506 if (task->task_done)
2507 task->task_done(task);
2508
2509 return sts;
2510 }
2511
2512 static void prep_ata_v2_hw(struct hisi_hba *hisi_hba,
2513 struct hisi_sas_slot *slot)
2514 {
2515 struct sas_task *task = slot->task;
2516 struct domain_device *device = task->dev;
2517 struct domain_device *parent_dev = device->parent;
2518 struct hisi_sas_device *sas_dev = device->lldd_dev;
2519 struct hisi_sas_cmd_hdr *hdr = slot->cmd_hdr;
2520 struct asd_sas_port *sas_port = device->port;
2521 struct hisi_sas_port *port = to_hisi_sas_port(sas_port);
2522 struct hisi_sas_tmf_task *tmf = slot->tmf;
2523 u8 *buf_cmd;
2524 int has_data = 0, hdr_tag = 0;
2525 u32 dw1 = 0, dw2 = 0;
2526
2527 /* create header */
2528 /* dw0 */
2529 hdr->dw0 = cpu_to_le32(port->id << CMD_HDR_PORT_OFF);
2530 if (parent_dev && DEV_IS_EXPANDER(parent_dev->dev_type))
2531 hdr->dw0 |= cpu_to_le32(3 << CMD_HDR_CMD_OFF);
2532 else
2533 hdr->dw0 |= cpu_to_le32(4 << CMD_HDR_CMD_OFF);
2534
2535 if (tmf && tmf->force_phy) {
2536 hdr->dw0 |= CMD_HDR_FORCE_PHY_MSK;
2537 hdr->dw0 |= cpu_to_le32((1 << tmf->phy_id)
2538 << CMD_HDR_PHY_ID_OFF);
2539 }
2540
2541 /* dw1 */
2542 switch (task->data_dir) {
2543 case DMA_TO_DEVICE:
2544 has_data = 1;
2545 dw1 |= DIR_TO_DEVICE << CMD_HDR_DIR_OFF;
2546 break;
2547 case DMA_FROM_DEVICE:
2548 has_data = 1;
2549 dw1 |= DIR_TO_INI << CMD_HDR_DIR_OFF;
2550 break;
2551 default:
2552 dw1 &= ~CMD_HDR_DIR_MSK;
2553 }
2554
2555 if ((task->ata_task.fis.command == ATA_CMD_DEV_RESET) &&
2556 (task->ata_task.fis.control & ATA_SRST))
2557 dw1 |= 1 << CMD_HDR_RESET_OFF;
2558
2559 dw1 |= (hisi_sas_get_ata_protocol(
2560 &task->ata_task.fis, task->data_dir))
2561 << CMD_HDR_FRAME_TYPE_OFF;
2562 dw1 |= sas_dev->device_id << CMD_HDR_DEV_ID_OFF;
2563 hdr->dw1 = cpu_to_le32(dw1);
2564
2565 /* dw2 */
2566 if (task->ata_task.use_ncq && hisi_sas_get_ncq_tag(task, &hdr_tag)) {
2567 task->ata_task.fis.sector_count |= (u8) (hdr_tag << 3);
2568 dw2 |= hdr_tag << CMD_HDR_NCQ_TAG_OFF;
2569 }
2570
2571 dw2 |= (HISI_SAS_MAX_STP_RESP_SZ / 4) << CMD_HDR_CFL_OFF |
2572 2 << CMD_HDR_SG_MOD_OFF;
2573 hdr->dw2 = cpu_to_le32(dw2);
2574
2575 /* dw3 */
2576 hdr->transfer_tags = cpu_to_le32(slot->idx);
2577
2578 if (has_data)
2579 prep_prd_sge_v2_hw(hisi_hba, slot, hdr, task->scatter,
2580 slot->n_elem);
2581
2582 hdr->data_transfer_len = cpu_to_le32(task->total_xfer_len);
2583 hdr->cmd_table_addr = cpu_to_le64(hisi_sas_cmd_hdr_addr_dma(slot));
2584 hdr->sts_buffer_addr = cpu_to_le64(hisi_sas_status_buf_addr_dma(slot));
2585
2586 buf_cmd = hisi_sas_cmd_hdr_addr_mem(slot);
2587
2588 if (likely(!task->ata_task.device_control_reg_update))
2589 task->ata_task.fis.flags |= 0x80; /* C=1: update ATA cmd reg */
2590 /* fill in command FIS */
2591 memcpy(buf_cmd, &task->ata_task.fis, sizeof(struct host_to_dev_fis));
2592 }
2593
2594 static void hisi_sas_internal_abort_quirk_timeout(struct timer_list *t)
2595 {
2596 struct hisi_sas_slot *slot = from_timer(slot, t, internal_abort_timer);
2597 struct hisi_sas_port *port = slot->port;
2598 struct asd_sas_port *asd_sas_port;
2599 struct asd_sas_phy *sas_phy;
2600
2601 if (!port)
2602 return;
2603
2604 asd_sas_port = &port->sas_port;
2605
2606 /* Kick the hardware - send break command */
2607 list_for_each_entry(sas_phy, &asd_sas_port->phy_list, port_phy_el) {
2608 struct hisi_sas_phy *phy = sas_phy->lldd_phy;
2609 struct hisi_hba *hisi_hba = phy->hisi_hba;
2610 int phy_no = sas_phy->id;
2611 u32 link_dfx2;
2612
2613 link_dfx2 = hisi_sas_phy_read32(hisi_hba, phy_no, LINK_DFX2);
2614 if ((link_dfx2 == LINK_DFX2_RCVR_HOLD_STS_MSK) ||
2615 (link_dfx2 & LINK_DFX2_SEND_HOLD_STS_MSK)) {
2616 u32 txid_auto;
2617
2618 txid_auto = hisi_sas_phy_read32(hisi_hba, phy_no,
2619 TXID_AUTO);
2620 txid_auto |= TXID_AUTO_CTB_MSK;
2621 hisi_sas_phy_write32(hisi_hba, phy_no, TXID_AUTO,
2622 txid_auto);
2623 return;
2624 }
2625 }
2626 }
2627
2628 static void prep_abort_v2_hw(struct hisi_hba *hisi_hba,
2629 struct hisi_sas_slot *slot,
2630 int device_id, int abort_flag, int tag_to_abort)
2631 {
2632 struct sas_task *task = slot->task;
2633 struct domain_device *dev = task->dev;
2634 struct hisi_sas_cmd_hdr *hdr = slot->cmd_hdr;
2635 struct hisi_sas_port *port = slot->port;
2636 struct timer_list *timer = &slot->internal_abort_timer;
2637
2638 /* setup the quirk timer */
2639 timer_setup(timer, hisi_sas_internal_abort_quirk_timeout, 0);
2640 /* Set the timeout to 10ms less than internal abort timeout */
2641 mod_timer(timer, jiffies + msecs_to_jiffies(100));
2642
2643 /* dw0 */
2644 hdr->dw0 = cpu_to_le32((5 << CMD_HDR_CMD_OFF) | /*abort*/
2645 (port->id << CMD_HDR_PORT_OFF) |
2646 (dev_is_sata(dev) <<
2647 CMD_HDR_ABORT_DEVICE_TYPE_OFF) |
2648 (abort_flag << CMD_HDR_ABORT_FLAG_OFF));
2649
2650 /* dw1 */
2651 hdr->dw1 = cpu_to_le32(device_id << CMD_HDR_DEV_ID_OFF);
2652
2653 /* dw7 */
2654 hdr->dw7 = cpu_to_le32(tag_to_abort << CMD_HDR_ABORT_IPTT_OFF);
2655 hdr->transfer_tags = cpu_to_le32(slot->idx);
2656 }
2657
2658 static int phy_up_v2_hw(int phy_no, struct hisi_hba *hisi_hba)
2659 {
2660 int i, res = IRQ_HANDLED;
2661 u32 port_id, link_rate;
2662 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
2663 struct asd_sas_phy *sas_phy = &phy->sas_phy;
2664 struct device *dev = hisi_hba->dev;
2665 u32 *frame_rcvd = (u32 *)sas_phy->frame_rcvd;
2666 struct sas_identify_frame *id = (struct sas_identify_frame *)frame_rcvd;
2667 unsigned long flags;
2668
2669 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_PHY_ENA_MSK, 1);
2670
2671 if (is_sata_phy_v2_hw(hisi_hba, phy_no))
2672 goto end;
2673
2674 if (phy_no == 8) {
2675 u32 port_state = hisi_sas_read32(hisi_hba, PORT_STATE);
2676
2677 port_id = (port_state & PORT_STATE_PHY8_PORT_NUM_MSK) >>
2678 PORT_STATE_PHY8_PORT_NUM_OFF;
2679 link_rate = (port_state & PORT_STATE_PHY8_CONN_RATE_MSK) >>
2680 PORT_STATE_PHY8_CONN_RATE_OFF;
2681 } else {
2682 port_id = hisi_sas_read32(hisi_hba, PHY_PORT_NUM_MA);
2683 port_id = (port_id >> (4 * phy_no)) & 0xf;
2684 link_rate = hisi_sas_read32(hisi_hba, PHY_CONN_RATE);
2685 link_rate = (link_rate >> (phy_no * 4)) & 0xf;
2686 }
2687
2688 if (port_id == 0xf) {
2689 dev_err(dev, "phyup: phy%d invalid portid\n", phy_no);
2690 res = IRQ_NONE;
2691 goto end;
2692 }
2693
2694 for (i = 0; i < 6; i++) {
2695 u32 idaf = hisi_sas_phy_read32(hisi_hba, phy_no,
2696 RX_IDAF_DWORD0 + (i * 4));
2697 frame_rcvd[i] = __swab32(idaf);
2698 }
2699
2700 sas_phy->linkrate = link_rate;
2701 sas_phy->oob_mode = SAS_OOB_MODE;
2702 memcpy(sas_phy->attached_sas_addr, &id->sas_addr, SAS_ADDR_SIZE);
2703 dev_info(dev, "phyup: phy%d link_rate=%d\n", phy_no, link_rate);
2704 phy->port_id = port_id;
2705 phy->phy_type &= ~(PORT_TYPE_SAS | PORT_TYPE_SATA);
2706 phy->phy_type |= PORT_TYPE_SAS;
2707 phy->phy_attached = 1;
2708 phy->identify.device_type = id->dev_type;
2709 phy->frame_rcvd_size = sizeof(struct sas_identify_frame);
2710 if (phy->identify.device_type == SAS_END_DEVICE)
2711 phy->identify.target_port_protocols =
2712 SAS_PROTOCOL_SSP;
2713 else if (phy->identify.device_type != SAS_PHY_UNUSED) {
2714 phy->identify.target_port_protocols =
2715 SAS_PROTOCOL_SMP;
2716 if (!timer_pending(&hisi_hba->timer))
2717 set_link_timer_quirk(hisi_hba);
2718 }
2719 hisi_sas_notify_phy_event(phy, HISI_PHYE_PHY_UP);
2720 spin_lock_irqsave(&phy->lock, flags);
2721 if (phy->reset_completion) {
2722 phy->in_reset = 0;
2723 complete(phy->reset_completion);
2724 }
2725 spin_unlock_irqrestore(&phy->lock, flags);
2726
2727 end:
2728 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0,
2729 CHL_INT0_SL_PHY_ENABLE_MSK);
2730 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_PHY_ENA_MSK, 0);
2731
2732 return res;
2733 }
2734
2735 static bool check_any_wideports_v2_hw(struct hisi_hba *hisi_hba)
2736 {
2737 u32 port_state;
2738
2739 port_state = hisi_sas_read32(hisi_hba, PORT_STATE);
2740 if (port_state & 0x1ff)
2741 return true;
2742
2743 return false;
2744 }
2745
2746 static int phy_down_v2_hw(int phy_no, struct hisi_hba *hisi_hba)
2747 {
2748 u32 phy_state, sl_ctrl, txid_auto;
2749 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
2750 struct hisi_sas_port *port = phy->port;
2751 struct device *dev = hisi_hba->dev;
2752
2753 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_NOT_RDY_MSK, 1);
2754
2755 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE);
2756 dev_info(dev, "phydown: phy%d phy_state=0x%x\n", phy_no, phy_state);
2757 hisi_sas_phy_down(hisi_hba, phy_no, (phy_state & 1 << phy_no) ? 1 : 0);
2758
2759 sl_ctrl = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL);
2760 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL,
2761 sl_ctrl & ~SL_CONTROL_CTA_MSK);
2762 if (port && !get_wideport_bitmap_v2_hw(hisi_hba, port->id))
2763 if (!check_any_wideports_v2_hw(hisi_hba) &&
2764 timer_pending(&hisi_hba->timer))
2765 del_timer(&hisi_hba->timer);
2766
2767 txid_auto = hisi_sas_phy_read32(hisi_hba, phy_no, TXID_AUTO);
2768 hisi_sas_phy_write32(hisi_hba, phy_no, TXID_AUTO,
2769 txid_auto | TXID_AUTO_CT3_MSK);
2770
2771 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0, CHL_INT0_NOT_RDY_MSK);
2772 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_NOT_RDY_MSK, 0);
2773
2774 return IRQ_HANDLED;
2775 }
2776
2777 static irqreturn_t int_phy_updown_v2_hw(int irq_no, void *p)
2778 {
2779 struct hisi_hba *hisi_hba = p;
2780 u32 irq_msk;
2781 int phy_no = 0;
2782 irqreturn_t res = IRQ_NONE;
2783
2784 irq_msk = (hisi_sas_read32(hisi_hba, HGC_INVLD_DQE_INFO)
2785 >> HGC_INVLD_DQE_INFO_FB_CH0_OFF) & 0x1ff;
2786 while (irq_msk) {
2787 if (irq_msk & 1) {
2788 u32 reg_value = hisi_sas_phy_read32(hisi_hba, phy_no,
2789 CHL_INT0);
2790
2791 switch (reg_value & (CHL_INT0_NOT_RDY_MSK |
2792 CHL_INT0_SL_PHY_ENABLE_MSK)) {
2793
2794 case CHL_INT0_SL_PHY_ENABLE_MSK:
2795 /* phy up */
2796 if (phy_up_v2_hw(phy_no, hisi_hba) ==
2797 IRQ_HANDLED)
2798 res = IRQ_HANDLED;
2799 break;
2800
2801 case CHL_INT0_NOT_RDY_MSK:
2802 /* phy down */
2803 if (phy_down_v2_hw(phy_no, hisi_hba) ==
2804 IRQ_HANDLED)
2805 res = IRQ_HANDLED;
2806 break;
2807
2808 case (CHL_INT0_NOT_RDY_MSK |
2809 CHL_INT0_SL_PHY_ENABLE_MSK):
2810 reg_value = hisi_sas_read32(hisi_hba,
2811 PHY_STATE);
2812 if (reg_value & BIT(phy_no)) {
2813 /* phy up */
2814 if (phy_up_v2_hw(phy_no, hisi_hba) ==
2815 IRQ_HANDLED)
2816 res = IRQ_HANDLED;
2817 } else {
2818 /* phy down */
2819 if (phy_down_v2_hw(phy_no, hisi_hba) ==
2820 IRQ_HANDLED)
2821 res = IRQ_HANDLED;
2822 }
2823 break;
2824
2825 default:
2826 break;
2827 }
2828
2829 }
2830 irq_msk >>= 1;
2831 phy_no++;
2832 }
2833
2834 return res;
2835 }
2836
2837 static void phy_bcast_v2_hw(int phy_no, struct hisi_hba *hisi_hba)
2838 {
2839 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
2840 struct asd_sas_phy *sas_phy = &phy->sas_phy;
2841 struct sas_ha_struct *sas_ha = &hisi_hba->sha;
2842 u32 bcast_status;
2843
2844 hisi_sas_phy_write32(hisi_hba, phy_no, SL_RX_BCAST_CHK_MSK, 1);
2845 bcast_status = hisi_sas_phy_read32(hisi_hba, phy_no, RX_PRIMS_STATUS);
2846 if ((bcast_status & RX_BCAST_CHG_MSK) &&
2847 !test_bit(HISI_SAS_RESET_BIT, &hisi_hba->flags))
2848 sas_ha->notify_port_event(sas_phy, PORTE_BROADCAST_RCVD);
2849 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0,
2850 CHL_INT0_SL_RX_BCST_ACK_MSK);
2851 hisi_sas_phy_write32(hisi_hba, phy_no, SL_RX_BCAST_CHK_MSK, 0);
2852 }
2853
2854 static const struct hisi_sas_hw_error port_ecc_axi_error[] = {
2855 {
2856 .irq_msk = BIT(CHL_INT1_DMAC_TX_ECC_ERR_OFF),
2857 .msg = "dmac_tx_ecc_bad_err",
2858 },
2859 {
2860 .irq_msk = BIT(CHL_INT1_DMAC_RX_ECC_ERR_OFF),
2861 .msg = "dmac_rx_ecc_bad_err",
2862 },
2863 {
2864 .irq_msk = BIT(CHL_INT1_DMAC_TX_AXI_WR_ERR_OFF),
2865 .msg = "dma_tx_axi_wr_err",
2866 },
2867 {
2868 .irq_msk = BIT(CHL_INT1_DMAC_TX_AXI_RD_ERR_OFF),
2869 .msg = "dma_tx_axi_rd_err",
2870 },
2871 {
2872 .irq_msk = BIT(CHL_INT1_DMAC_RX_AXI_WR_ERR_OFF),
2873 .msg = "dma_rx_axi_wr_err",
2874 },
2875 {
2876 .irq_msk = BIT(CHL_INT1_DMAC_RX_AXI_RD_ERR_OFF),
2877 .msg = "dma_rx_axi_rd_err",
2878 },
2879 };
2880
2881 static irqreturn_t int_chnl_int_v2_hw(int irq_no, void *p)
2882 {
2883 struct hisi_hba *hisi_hba = p;
2884 struct device *dev = hisi_hba->dev;
2885 u32 ent_msk, ent_tmp, irq_msk;
2886 int phy_no = 0;
2887
2888 ent_msk = hisi_sas_read32(hisi_hba, ENT_INT_SRC_MSK3);
2889 ent_tmp = ent_msk;
2890 ent_msk |= ENT_INT_SRC_MSK3_ENT95_MSK_MSK;
2891 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, ent_msk);
2892
2893 irq_msk = (hisi_sas_read32(hisi_hba, HGC_INVLD_DQE_INFO) >>
2894 HGC_INVLD_DQE_INFO_FB_CH3_OFF) & 0x1ff;
2895
2896 while (irq_msk) {
2897 u32 irq_value0 = hisi_sas_phy_read32(hisi_hba, phy_no,
2898 CHL_INT0);
2899 u32 irq_value1 = hisi_sas_phy_read32(hisi_hba, phy_no,
2900 CHL_INT1);
2901 u32 irq_value2 = hisi_sas_phy_read32(hisi_hba, phy_no,
2902 CHL_INT2);
2903
2904 if ((irq_msk & (1 << phy_no)) && irq_value1) {
2905 int i;
2906
2907 for (i = 0; i < ARRAY_SIZE(port_ecc_axi_error); i++) {
2908 const struct hisi_sas_hw_error *error =
2909 &port_ecc_axi_error[i];
2910
2911 if (!(irq_value1 & error->irq_msk))
2912 continue;
2913
2914 dev_warn(dev, "%s error (phy%d 0x%x) found!\n",
2915 error->msg, phy_no, irq_value1);
2916 queue_work(hisi_hba->wq, &hisi_hba->rst_work);
2917 }
2918
2919 hisi_sas_phy_write32(hisi_hba, phy_no,
2920 CHL_INT1, irq_value1);
2921 }
2922
2923 if ((irq_msk & (1 << phy_no)) && irq_value2) {
2924 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
2925
2926 if (irq_value2 & BIT(CHL_INT2_SL_IDAF_TOUT_CONF_OFF)) {
2927 dev_warn(dev, "phy%d identify timeout\n",
2928 phy_no);
2929 hisi_sas_notify_phy_event(phy,
2930 HISI_PHYE_LINK_RESET);
2931 }
2932
2933 hisi_sas_phy_write32(hisi_hba, phy_no,
2934 CHL_INT2, irq_value2);
2935 }
2936
2937 if ((irq_msk & (1 << phy_no)) && irq_value0) {
2938 if (irq_value0 & CHL_INT0_SL_RX_BCST_ACK_MSK)
2939 phy_bcast_v2_hw(phy_no, hisi_hba);
2940
2941 hisi_sas_phy_write32(hisi_hba, phy_no,
2942 CHL_INT0, irq_value0
2943 & (~CHL_INT0_HOTPLUG_TOUT_MSK)
2944 & (~CHL_INT0_SL_PHY_ENABLE_MSK)
2945 & (~CHL_INT0_NOT_RDY_MSK));
2946 }
2947 irq_msk &= ~(1 << phy_no);
2948 phy_no++;
2949 }
2950
2951 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, ent_tmp);
2952
2953 return IRQ_HANDLED;
2954 }
2955
2956 static void
2957 one_bit_ecc_error_process_v2_hw(struct hisi_hba *hisi_hba, u32 irq_value)
2958 {
2959 struct device *dev = hisi_hba->dev;
2960 const struct hisi_sas_hw_error *ecc_error;
2961 u32 val;
2962 int i;
2963
2964 for (i = 0; i < ARRAY_SIZE(one_bit_ecc_errors); i++) {
2965 ecc_error = &one_bit_ecc_errors[i];
2966 if (irq_value & ecc_error->irq_msk) {
2967 val = hisi_sas_read32(hisi_hba, ecc_error->reg);
2968 val &= ecc_error->msk;
2969 val >>= ecc_error->shift;
2970 dev_warn(dev, ecc_error->msg, val);
2971 }
2972 }
2973 }
2974
2975 static void multi_bit_ecc_error_process_v2_hw(struct hisi_hba *hisi_hba,
2976 u32 irq_value)
2977 {
2978 struct device *dev = hisi_hba->dev;
2979 const struct hisi_sas_hw_error *ecc_error;
2980 u32 val;
2981 int i;
2982
2983 for (i = 0; i < ARRAY_SIZE(multi_bit_ecc_errors); i++) {
2984 ecc_error = &multi_bit_ecc_errors[i];
2985 if (irq_value & ecc_error->irq_msk) {
2986 val = hisi_sas_read32(hisi_hba, ecc_error->reg);
2987 val &= ecc_error->msk;
2988 val >>= ecc_error->shift;
2989 dev_err(dev, ecc_error->msg, irq_value, val);
2990 queue_work(hisi_hba->wq, &hisi_hba->rst_work);
2991 }
2992 }
2993
2994 return;
2995 }
2996
2997 static irqreturn_t fatal_ecc_int_v2_hw(int irq_no, void *p)
2998 {
2999 struct hisi_hba *hisi_hba = p;
3000 u32 irq_value, irq_msk;
3001
3002 irq_msk = hisi_sas_read32(hisi_hba, SAS_ECC_INTR_MSK);
3003 hisi_sas_write32(hisi_hba, SAS_ECC_INTR_MSK, irq_msk | 0xffffffff);
3004
3005 irq_value = hisi_sas_read32(hisi_hba, SAS_ECC_INTR);
3006 if (irq_value) {
3007 one_bit_ecc_error_process_v2_hw(hisi_hba, irq_value);
3008 multi_bit_ecc_error_process_v2_hw(hisi_hba, irq_value);
3009 }
3010
3011 hisi_sas_write32(hisi_hba, SAS_ECC_INTR, irq_value);
3012 hisi_sas_write32(hisi_hba, SAS_ECC_INTR_MSK, irq_msk);
3013
3014 return IRQ_HANDLED;
3015 }
3016
3017 static const struct hisi_sas_hw_error axi_error[] = {
3018 { .msk = BIT(0), .msg = "IOST_AXI_W_ERR" },
3019 { .msk = BIT(1), .msg = "IOST_AXI_R_ERR" },
3020 { .msk = BIT(2), .msg = "ITCT_AXI_W_ERR" },
3021 { .msk = BIT(3), .msg = "ITCT_AXI_R_ERR" },
3022 { .msk = BIT(4), .msg = "SATA_AXI_W_ERR" },
3023 { .msk = BIT(5), .msg = "SATA_AXI_R_ERR" },
3024 { .msk = BIT(6), .msg = "DQE_AXI_R_ERR" },
3025 { .msk = BIT(7), .msg = "CQE_AXI_W_ERR" },
3026 {},
3027 };
3028
3029 static const struct hisi_sas_hw_error fifo_error[] = {
3030 { .msk = BIT(8), .msg = "CQE_WINFO_FIFO" },
3031 { .msk = BIT(9), .msg = "CQE_MSG_FIFIO" },
3032 { .msk = BIT(10), .msg = "GETDQE_FIFO" },
3033 { .msk = BIT(11), .msg = "CMDP_FIFO" },
3034 { .msk = BIT(12), .msg = "AWTCTRL_FIFO" },
3035 {},
3036 };
3037
3038 static const struct hisi_sas_hw_error fatal_axi_errors[] = {
3039 {
3040 .irq_msk = BIT(ENT_INT_SRC3_WP_DEPTH_OFF),
3041 .msg = "write pointer and depth",
3042 },
3043 {
3044 .irq_msk = BIT(ENT_INT_SRC3_IPTT_SLOT_NOMATCH_OFF),
3045 .msg = "iptt no match slot",
3046 },
3047 {
3048 .irq_msk = BIT(ENT_INT_SRC3_RP_DEPTH_OFF),
3049 .msg = "read pointer and depth",
3050 },
3051 {
3052 .irq_msk = BIT(ENT_INT_SRC3_AXI_OFF),
3053 .reg = HGC_AXI_FIFO_ERR_INFO,
3054 .sub = axi_error,
3055 },
3056 {
3057 .irq_msk = BIT(ENT_INT_SRC3_FIFO_OFF),
3058 .reg = HGC_AXI_FIFO_ERR_INFO,
3059 .sub = fifo_error,
3060 },
3061 {
3062 .irq_msk = BIT(ENT_INT_SRC3_LM_OFF),
3063 .msg = "LM add/fetch list",
3064 },
3065 {
3066 .irq_msk = BIT(ENT_INT_SRC3_ABT_OFF),
3067 .msg = "SAS_HGC_ABT fetch LM list",
3068 },
3069 };
3070
3071 static irqreturn_t fatal_axi_int_v2_hw(int irq_no, void *p)
3072 {
3073 struct hisi_hba *hisi_hba = p;
3074 u32 irq_value, irq_msk, err_value;
3075 struct device *dev = hisi_hba->dev;
3076 const struct hisi_sas_hw_error *axi_error;
3077 int i;
3078
3079 irq_msk = hisi_sas_read32(hisi_hba, ENT_INT_SRC_MSK3);
3080 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, irq_msk | 0xfffffffe);
3081
3082 irq_value = hisi_sas_read32(hisi_hba, ENT_INT_SRC3);
3083
3084 for (i = 0; i < ARRAY_SIZE(fatal_axi_errors); i++) {
3085 axi_error = &fatal_axi_errors[i];
3086 if (!(irq_value & axi_error->irq_msk))
3087 continue;
3088
3089 hisi_sas_write32(hisi_hba, ENT_INT_SRC3,
3090 1 << axi_error->shift);
3091 if (axi_error->sub) {
3092 const struct hisi_sas_hw_error *sub = axi_error->sub;
3093
3094 err_value = hisi_sas_read32(hisi_hba, axi_error->reg);
3095 for (; sub->msk || sub->msg; sub++) {
3096 if (!(err_value & sub->msk))
3097 continue;
3098 dev_err(dev, "%s (0x%x) found!\n",
3099 sub->msg, irq_value);
3100 queue_work(hisi_hba->wq, &hisi_hba->rst_work);
3101 }
3102 } else {
3103 dev_err(dev, "%s (0x%x) found!\n",
3104 axi_error->msg, irq_value);
3105 queue_work(hisi_hba->wq, &hisi_hba->rst_work);
3106 }
3107 }
3108
3109 if (irq_value & BIT(ENT_INT_SRC3_ITC_INT_OFF)) {
3110 u32 reg_val = hisi_sas_read32(hisi_hba, ITCT_CLR);
3111 u32 dev_id = reg_val & ITCT_DEV_MSK;
3112 struct hisi_sas_device *sas_dev = &hisi_hba->devices[dev_id];
3113
3114 hisi_sas_write32(hisi_hba, ITCT_CLR, 0);
3115 dev_dbg(dev, "clear ITCT ok\n");
3116 complete(sas_dev->completion);
3117 }
3118
3119 hisi_sas_write32(hisi_hba, ENT_INT_SRC3, irq_value);
3120 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, irq_msk);
3121
3122 return IRQ_HANDLED;
3123 }
3124
3125 static void cq_tasklet_v2_hw(unsigned long val)
3126 {
3127 struct hisi_sas_cq *cq = (struct hisi_sas_cq *)val;
3128 struct hisi_hba *hisi_hba = cq->hisi_hba;
3129 struct hisi_sas_slot *slot;
3130 struct hisi_sas_itct *itct;
3131 struct hisi_sas_complete_v2_hdr *complete_queue;
3132 u32 rd_point = cq->rd_point, wr_point, dev_id;
3133 int queue = cq->id;
3134
3135 if (unlikely(hisi_hba->reject_stp_links_msk))
3136 phys_try_accept_stp_links_v2_hw(hisi_hba);
3137
3138 complete_queue = hisi_hba->complete_hdr[queue];
3139
3140 wr_point = hisi_sas_read32(hisi_hba, COMPL_Q_0_WR_PTR +
3141 (0x14 * queue));
3142
3143 while (rd_point != wr_point) {
3144 struct hisi_sas_complete_v2_hdr *complete_hdr;
3145 int iptt;
3146
3147 complete_hdr = &complete_queue[rd_point];
3148
3149 /* Check for NCQ completion */
3150 if (complete_hdr->act) {
3151 u32 act_tmp = complete_hdr->act;
3152 int ncq_tag_count = ffs(act_tmp);
3153
3154 dev_id = (complete_hdr->dw1 & CMPLT_HDR_DEV_ID_MSK) >>
3155 CMPLT_HDR_DEV_ID_OFF;
3156 itct = &hisi_hba->itct[dev_id];
3157
3158 /* The NCQ tags are held in the itct header */
3159 while (ncq_tag_count) {
3160 __le64 *ncq_tag = &itct->qw4_15[0];
3161
3162 ncq_tag_count -= 1;
3163 iptt = (ncq_tag[ncq_tag_count / 5]
3164 >> (ncq_tag_count % 5) * 12) & 0xfff;
3165
3166 slot = &hisi_hba->slot_info[iptt];
3167 slot->cmplt_queue_slot = rd_point;
3168 slot->cmplt_queue = queue;
3169 slot_complete_v2_hw(hisi_hba, slot);
3170
3171 act_tmp &= ~(1 << ncq_tag_count);
3172 ncq_tag_count = ffs(act_tmp);
3173 }
3174 } else {
3175 iptt = (complete_hdr->dw1) & CMPLT_HDR_IPTT_MSK;
3176 slot = &hisi_hba->slot_info[iptt];
3177 slot->cmplt_queue_slot = rd_point;
3178 slot->cmplt_queue = queue;
3179 slot_complete_v2_hw(hisi_hba, slot);
3180 }
3181
3182 if (++rd_point >= HISI_SAS_QUEUE_SLOTS)
3183 rd_point = 0;
3184 }
3185
3186 /* update rd_point */
3187 cq->rd_point = rd_point;
3188 hisi_sas_write32(hisi_hba, COMPL_Q_0_RD_PTR + (0x14 * queue), rd_point);
3189 }
3190
3191 static irqreturn_t cq_interrupt_v2_hw(int irq_no, void *p)
3192 {
3193 struct hisi_sas_cq *cq = p;
3194 struct hisi_hba *hisi_hba = cq->hisi_hba;
3195 int queue = cq->id;
3196
3197 hisi_sas_write32(hisi_hba, OQ_INT_SRC, 1 << queue);
3198
3199 tasklet_schedule(&cq->tasklet);
3200
3201 return IRQ_HANDLED;
3202 }
3203
3204 static irqreturn_t sata_int_v2_hw(int irq_no, void *p)
3205 {
3206 struct hisi_sas_phy *phy = p;
3207 struct hisi_hba *hisi_hba = phy->hisi_hba;
3208 struct asd_sas_phy *sas_phy = &phy->sas_phy;
3209 struct device *dev = hisi_hba->dev;
3210 struct hisi_sas_initial_fis *initial_fis;
3211 struct dev_to_host_fis *fis;
3212 u32 ent_tmp, ent_msk, ent_int, port_id, link_rate, hard_phy_linkrate;
3213 irqreturn_t res = IRQ_HANDLED;
3214 u8 attached_sas_addr[SAS_ADDR_SIZE] = {0};
3215 unsigned long flags;
3216 int phy_no, offset;
3217
3218 phy_no = sas_phy->id;
3219 initial_fis = &hisi_hba->initial_fis[phy_no];
3220 fis = &initial_fis->fis;
3221
3222 offset = 4 * (phy_no / 4);
3223 ent_msk = hisi_sas_read32(hisi_hba, ENT_INT_SRC_MSK1 + offset);
3224 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK1 + offset,
3225 ent_msk | 1 << ((phy_no % 4) * 8));
3226
3227 ent_int = hisi_sas_read32(hisi_hba, ENT_INT_SRC1 + offset);
3228 ent_tmp = ent_int & (1 << (ENT_INT_SRC1_D2H_FIS_CH1_OFF *
3229 (phy_no % 4)));
3230 ent_int >>= ENT_INT_SRC1_D2H_FIS_CH1_OFF * (phy_no % 4);
3231 if ((ent_int & ENT_INT_SRC1_D2H_FIS_CH0_MSK) == 0) {
3232 dev_warn(dev, "sata int: phy%d did not receive FIS\n", phy_no);
3233 res = IRQ_NONE;
3234 goto end;
3235 }
3236
3237 /* check ERR bit of Status Register */
3238 if (fis->status & ATA_ERR) {
3239 dev_warn(dev, "sata int: phy%d FIS status: 0x%x\n", phy_no,
3240 fis->status);
3241 hisi_sas_notify_phy_event(phy, HISI_PHYE_LINK_RESET);
3242 res = IRQ_NONE;
3243 goto end;
3244 }
3245
3246 if (unlikely(phy_no == 8)) {
3247 u32 port_state = hisi_sas_read32(hisi_hba, PORT_STATE);
3248
3249 port_id = (port_state & PORT_STATE_PHY8_PORT_NUM_MSK) >>
3250 PORT_STATE_PHY8_PORT_NUM_OFF;
3251 link_rate = (port_state & PORT_STATE_PHY8_CONN_RATE_MSK) >>
3252 PORT_STATE_PHY8_CONN_RATE_OFF;
3253 } else {
3254 port_id = hisi_sas_read32(hisi_hba, PHY_PORT_NUM_MA);
3255 port_id = (port_id >> (4 * phy_no)) & 0xf;
3256 link_rate = hisi_sas_read32(hisi_hba, PHY_CONN_RATE);
3257 link_rate = (link_rate >> (phy_no * 4)) & 0xf;
3258 }
3259
3260 if (port_id == 0xf) {
3261 dev_err(dev, "sata int: phy%d invalid portid\n", phy_no);
3262 res = IRQ_NONE;
3263 goto end;
3264 }
3265
3266 sas_phy->linkrate = link_rate;
3267 hard_phy_linkrate = hisi_sas_phy_read32(hisi_hba, phy_no,
3268 HARD_PHY_LINKRATE);
3269 phy->maximum_linkrate = hard_phy_linkrate & 0xf;
3270 phy->minimum_linkrate = (hard_phy_linkrate >> 4) & 0xf;
3271
3272 sas_phy->oob_mode = SATA_OOB_MODE;
3273 /* Make up some unique SAS address */
3274 attached_sas_addr[0] = 0x50;
3275 attached_sas_addr[6] = hisi_hba->shost->host_no;
3276 attached_sas_addr[7] = phy_no;
3277 memcpy(sas_phy->attached_sas_addr, attached_sas_addr, SAS_ADDR_SIZE);
3278 memcpy(sas_phy->frame_rcvd, fis, sizeof(struct dev_to_host_fis));
3279 dev_info(dev, "sata int phyup: phy%d link_rate=%d\n", phy_no, link_rate);
3280 phy->phy_type &= ~(PORT_TYPE_SAS | PORT_TYPE_SATA);
3281 phy->port_id = port_id;
3282 phy->phy_type |= PORT_TYPE_SATA;
3283 phy->phy_attached = 1;
3284 phy->identify.device_type = SAS_SATA_DEV;
3285 phy->frame_rcvd_size = sizeof(struct dev_to_host_fis);
3286 phy->identify.target_port_protocols = SAS_PROTOCOL_SATA;
3287 hisi_sas_notify_phy_event(phy, HISI_PHYE_PHY_UP);
3288
3289 spin_lock_irqsave(&phy->lock, flags);
3290 if (phy->reset_completion) {
3291 phy->in_reset = 0;
3292 complete(phy->reset_completion);
3293 }
3294 spin_unlock_irqrestore(&phy->lock, flags);
3295 end:
3296 hisi_sas_write32(hisi_hba, ENT_INT_SRC1 + offset, ent_tmp);
3297 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK1 + offset, ent_msk);
3298
3299 return res;
3300 }
3301
3302 static irq_handler_t phy_interrupts[HISI_SAS_PHY_INT_NR] = {
3303 int_phy_updown_v2_hw,
3304 int_chnl_int_v2_hw,
3305 };
3306
3307 static irq_handler_t fatal_interrupts[HISI_SAS_FATAL_INT_NR] = {
3308 fatal_ecc_int_v2_hw,
3309 fatal_axi_int_v2_hw
3310 };
3311
3312 /**
3313 * There is a limitation in the hip06 chipset that we need
3314 * to map in all mbigen interrupts, even if they are not used.
3315 */
3316 static int interrupt_init_v2_hw(struct hisi_hba *hisi_hba)
3317 {
3318 struct platform_device *pdev = hisi_hba->platform_dev;
3319 struct device *dev = &pdev->dev;
3320 int irq, rc, irq_map[128];
3321 int i, phy_no, fatal_no, queue_no, k;
3322
3323 for (i = 0; i < 128; i++)
3324 irq_map[i] = platform_get_irq(pdev, i);
3325
3326 for (i = 0; i < HISI_SAS_PHY_INT_NR; i++) {
3327 irq = irq_map[i + 1]; /* Phy up/down is irq1 */
3328 rc = devm_request_irq(dev, irq, phy_interrupts[i], 0,
3329 DRV_NAME " phy", hisi_hba);
3330 if (rc) {
3331 dev_err(dev, "irq init: could not request "
3332 "phy interrupt %d, rc=%d\n",
3333 irq, rc);
3334 rc = -ENOENT;
3335 goto free_phy_int_irqs;
3336 }
3337 }
3338
3339 for (phy_no = 0; phy_no < hisi_hba->n_phy; phy_no++) {
3340 struct hisi_sas_phy *phy = &hisi_hba->phy[phy_no];
3341
3342 irq = irq_map[phy_no + 72];
3343 rc = devm_request_irq(dev, irq, sata_int_v2_hw, 0,
3344 DRV_NAME " sata", phy);
3345 if (rc) {
3346 dev_err(dev, "irq init: could not request "
3347 "sata interrupt %d, rc=%d\n",
3348 irq, rc);
3349 rc = -ENOENT;
3350 goto free_sata_int_irqs;
3351 }
3352 }
3353
3354 for (fatal_no = 0; fatal_no < HISI_SAS_FATAL_INT_NR; fatal_no++) {
3355 irq = irq_map[fatal_no + 81];
3356 rc = devm_request_irq(dev, irq, fatal_interrupts[fatal_no], 0,
3357 DRV_NAME " fatal", hisi_hba);
3358 if (rc) {
3359 dev_err(dev,
3360 "irq init: could not request fatal interrupt %d, rc=%d\n",
3361 irq, rc);
3362 rc = -ENOENT;
3363 goto free_fatal_int_irqs;
3364 }
3365 }
3366
3367 for (queue_no = 0; queue_no < hisi_hba->queue_count; queue_no++) {
3368 struct hisi_sas_cq *cq = &hisi_hba->cq[queue_no];
3369 struct tasklet_struct *t = &cq->tasklet;
3370
3371 irq = irq_map[queue_no + 96];
3372 rc = devm_request_irq(dev, irq, cq_interrupt_v2_hw, 0,
3373 DRV_NAME " cq", cq);
3374 if (rc) {
3375 dev_err(dev,
3376 "irq init: could not request cq interrupt %d, rc=%d\n",
3377 irq, rc);
3378 rc = -ENOENT;
3379 goto free_cq_int_irqs;
3380 }
3381 tasklet_init(t, cq_tasklet_v2_hw, (unsigned long)cq);
3382 }
3383
3384 return 0;
3385
3386 free_cq_int_irqs:
3387 for (k = 0; k < queue_no; k++) {
3388 struct hisi_sas_cq *cq = &hisi_hba->cq[k];
3389
3390 free_irq(irq_map[k + 96], cq);
3391 tasklet_kill(&cq->tasklet);
3392 }
3393 free_fatal_int_irqs:
3394 for (k = 0; k < fatal_no; k++)
3395 free_irq(irq_map[k + 81], hisi_hba);
3396 free_sata_int_irqs:
3397 for (k = 0; k < phy_no; k++) {
3398 struct hisi_sas_phy *phy = &hisi_hba->phy[k];
3399
3400 free_irq(irq_map[k + 72], phy);
3401 }
3402 free_phy_int_irqs:
3403 for (k = 0; k < i; k++)
3404 free_irq(irq_map[k + 1], hisi_hba);
3405 return rc;
3406 }
3407
3408 static int hisi_sas_v2_init(struct hisi_hba *hisi_hba)
3409 {
3410 int rc;
3411
3412 memset(hisi_hba->sata_dev_bitmap, 0, sizeof(hisi_hba->sata_dev_bitmap));
3413
3414 rc = hw_init_v2_hw(hisi_hba);
3415 if (rc)
3416 return rc;
3417
3418 rc = interrupt_init_v2_hw(hisi_hba);
3419 if (rc)
3420 return rc;
3421
3422 return 0;
3423 }
3424
3425 static void interrupt_disable_v2_hw(struct hisi_hba *hisi_hba)
3426 {
3427 struct platform_device *pdev = hisi_hba->platform_dev;
3428 int i;
3429
3430 for (i = 0; i < hisi_hba->queue_count; i++)
3431 hisi_sas_write32(hisi_hba, OQ0_INT_SRC_MSK + 0x4 * i, 0x1);
3432
3433 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK1, 0xffffffff);
3434 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK2, 0xffffffff);
3435 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK3, 0xffffffff);
3436 hisi_sas_write32(hisi_hba, SAS_ECC_INTR_MSK, 0xffffffff);
3437
3438 for (i = 0; i < hisi_hba->n_phy; i++) {
3439 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1_MSK, 0xffffffff);
3440 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0xffffffff);
3441 }
3442
3443 for (i = 0; i < 128; i++)
3444 synchronize_irq(platform_get_irq(pdev, i));
3445 }
3446
3447
3448 static u32 get_phys_state_v2_hw(struct hisi_hba *hisi_hba)
3449 {
3450 return hisi_sas_read32(hisi_hba, PHY_STATE);
3451 }
3452
3453 static int soft_reset_v2_hw(struct hisi_hba *hisi_hba)
3454 {
3455 struct device *dev = hisi_hba->dev;
3456 int rc, cnt;
3457
3458 interrupt_disable_v2_hw(hisi_hba);
3459 hisi_sas_write32(hisi_hba, DLVRY_QUEUE_ENABLE, 0x0);
3460 hisi_sas_kill_tasklets(hisi_hba);
3461
3462 hisi_sas_stop_phys(hisi_hba);
3463
3464 mdelay(10);
3465
3466 hisi_sas_write32(hisi_hba, AXI_MASTER_CFG_BASE + AM_CTRL_GLOBAL, 0x1);
3467
3468 /* wait until bus idle */
3469 cnt = 0;
3470 while (1) {
3471 u32 status = hisi_sas_read32_relaxed(hisi_hba,
3472 AXI_MASTER_CFG_BASE + AM_CURR_TRANS_RETURN);
3473
3474 if (status == 0x3)
3475 break;
3476
3477 udelay(10);
3478 if (cnt++ > 10) {
3479 dev_err(dev, "wait axi bus state to idle timeout!\n");
3480 return -1;
3481 }
3482 }
3483
3484 hisi_sas_init_mem(hisi_hba);
3485
3486 rc = hw_init_v2_hw(hisi_hba);
3487 if (rc)
3488 return rc;
3489
3490 phys_reject_stp_links_v2_hw(hisi_hba);
3491
3492 return 0;
3493 }
3494
3495 static int write_gpio_v2_hw(struct hisi_hba *hisi_hba, u8 reg_type,
3496 u8 reg_index, u8 reg_count, u8 *write_data)
3497 {
3498 struct device *dev = hisi_hba->dev;
3499 int phy_no, count;
3500
3501 if (!hisi_hba->sgpio_regs)
3502 return -EOPNOTSUPP;
3503
3504 switch (reg_type) {
3505 case SAS_GPIO_REG_TX:
3506 count = reg_count * 4;
3507 count = min(count, hisi_hba->n_phy);
3508
3509 for (phy_no = 0; phy_no < count; phy_no++) {
3510 /*
3511 * GPIO_TX[n] register has the highest numbered drive
3512 * of the four in the first byte and the lowest
3513 * numbered drive in the fourth byte.
3514 * See SFF-8485 Rev. 0.7 Table 24.
3515 */
3516 void __iomem *reg_addr = hisi_hba->sgpio_regs +
3517 reg_index * 4 + phy_no;
3518 int data_idx = phy_no + 3 - (phy_no % 4) * 2;
3519
3520 writeb(write_data[data_idx], reg_addr);
3521 }
3522
3523 break;
3524 default:
3525 dev_err(dev, "write gpio: unsupported or bad reg type %d\n",
3526 reg_type);
3527 return -EINVAL;
3528 }
3529
3530 return 0;
3531 }
3532
3533 static void wait_cmds_complete_timeout_v2_hw(struct hisi_hba *hisi_hba,
3534 int delay_ms, int timeout_ms)
3535 {
3536 struct device *dev = hisi_hba->dev;
3537 int entries, entries_old = 0, time;
3538
3539 for (time = 0; time < timeout_ms; time += delay_ms) {
3540 entries = hisi_sas_read32(hisi_hba, CQE_SEND_CNT);
3541 if (entries == entries_old)
3542 break;
3543
3544 entries_old = entries;
3545 msleep(delay_ms);
3546 }
3547
3548 dev_dbg(dev, "wait commands complete %dms\n", time);
3549 }
3550
3551 static struct scsi_host_template sht_v2_hw = {
3552 .name = DRV_NAME,
3553 .module = THIS_MODULE,
3554 .queuecommand = sas_queuecommand,
3555 .target_alloc = sas_target_alloc,
3556 .slave_configure = hisi_sas_slave_configure,
3557 .scan_finished = hisi_sas_scan_finished,
3558 .scan_start = hisi_sas_scan_start,
3559 .change_queue_depth = sas_change_queue_depth,
3560 .bios_param = sas_bios_param,
3561 .can_queue = 1,
3562 .this_id = -1,
3563 .sg_tablesize = SG_ALL,
3564 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
3565 .use_clustering = ENABLE_CLUSTERING,
3566 .eh_device_reset_handler = sas_eh_device_reset_handler,
3567 .eh_target_reset_handler = sas_eh_target_reset_handler,
3568 .target_destroy = sas_target_destroy,
3569 .ioctl = sas_ioctl,
3570 .shost_attrs = host_attrs,
3571 };
3572
3573 static const struct hisi_sas_hw hisi_sas_v2_hw = {
3574 .hw_init = hisi_sas_v2_init,
3575 .setup_itct = setup_itct_v2_hw,
3576 .slot_index_alloc = slot_index_alloc_quirk_v2_hw,
3577 .alloc_dev = alloc_dev_quirk_v2_hw,
3578 .sl_notify_ssp = sl_notify_ssp_v2_hw,
3579 .get_wideport_bitmap = get_wideport_bitmap_v2_hw,
3580 .clear_itct = clear_itct_v2_hw,
3581 .free_device = free_device_v2_hw,
3582 .prep_smp = prep_smp_v2_hw,
3583 .prep_ssp = prep_ssp_v2_hw,
3584 .prep_stp = prep_ata_v2_hw,
3585 .prep_abort = prep_abort_v2_hw,
3586 .get_free_slot = get_free_slot_v2_hw,
3587 .start_delivery = start_delivery_v2_hw,
3588 .slot_complete = slot_complete_v2_hw,
3589 .phys_init = phys_init_v2_hw,
3590 .phy_start = start_phy_v2_hw,
3591 .phy_disable = disable_phy_v2_hw,
3592 .phy_hard_reset = phy_hard_reset_v2_hw,
3593 .get_events = phy_get_events_v2_hw,
3594 .phy_set_linkrate = phy_set_linkrate_v2_hw,
3595 .phy_get_max_linkrate = phy_get_max_linkrate_v2_hw,
3596 .max_command_entries = HISI_SAS_COMMAND_ENTRIES_V2_HW,
3597 .complete_hdr_size = sizeof(struct hisi_sas_complete_v2_hdr),
3598 .soft_reset = soft_reset_v2_hw,
3599 .get_phys_state = get_phys_state_v2_hw,
3600 .write_gpio = write_gpio_v2_hw,
3601 .wait_cmds_complete_timeout = wait_cmds_complete_timeout_v2_hw,
3602 .sht = &sht_v2_hw,
3603 };
3604
3605 static int hisi_sas_v2_probe(struct platform_device *pdev)
3606 {
3607 /*
3608 * Check if we should defer the probe before we probe the
3609 * upper layer, as it's hard to defer later on.
3610 */
3611 int ret = platform_get_irq(pdev, 0);
3612
3613 if (ret < 0) {
3614 if (ret != -EPROBE_DEFER)
3615 dev_err(&pdev->dev, "cannot obtain irq\n");
3616 return ret;
3617 }
3618
3619 return hisi_sas_probe(pdev, &hisi_sas_v2_hw);
3620 }
3621
3622 static int hisi_sas_v2_remove(struct platform_device *pdev)
3623 {
3624 struct sas_ha_struct *sha = platform_get_drvdata(pdev);
3625 struct hisi_hba *hisi_hba = sha->lldd_ha;
3626
3627 hisi_sas_kill_tasklets(hisi_hba);
3628
3629 return hisi_sas_remove(pdev);
3630 }
3631
3632 static const struct of_device_id sas_v2_of_match[] = {
3633 { .compatible = "hisilicon,hip06-sas-v2",},
3634 { .compatible = "hisilicon,hip07-sas-v2",},
3635 {},
3636 };
3637 MODULE_DEVICE_TABLE(of, sas_v2_of_match);
3638
3639 static const struct acpi_device_id sas_v2_acpi_match[] = {
3640 { "HISI0162", 0 },
3641 { }
3642 };
3643
3644 MODULE_DEVICE_TABLE(acpi, sas_v2_acpi_match);
3645
3646 static struct platform_driver hisi_sas_v2_driver = {
3647 .probe = hisi_sas_v2_probe,
3648 .remove = hisi_sas_v2_remove,
3649 .driver = {
3650 .name = DRV_NAME,
3651 .of_match_table = sas_v2_of_match,
3652 .acpi_match_table = ACPI_PTR(sas_v2_acpi_match),
3653 },
3654 };
3655
3656 module_platform_driver(hisi_sas_v2_driver);
3657
3658 MODULE_LICENSE("GPL");
3659 MODULE_AUTHOR("John Garry <john.garry@huawei.com>");
3660 MODULE_DESCRIPTION("HISILICON SAS controller v2 hw driver");
3661 MODULE_ALIAS("platform:" DRV_NAME);
Linux with added FPC-III support