2 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
3 * Routines for control of CS4231(A)/CS4232/InterWave & compatible chips
6 * - sometimes record brokes playback with WSS portion of
8 * - CS4231 (GUS MAX) - still trouble with occasional noises
9 * - broken initialization?
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
27 #include <linux/delay.h>
29 #include <linux/init.h>
30 #include <linux/interrupt.h>
31 #include <linux/slab.h>
32 #include <linux/ioport.h>
33 #include <linux/module.h>
35 #include <sound/core.h>
36 #include <sound/wss.h>
37 #include <sound/pcm_params.h>
38 #include <sound/tlv.h>
43 MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
44 MODULE_DESCRIPTION("Routines for control of CS4231(A)/CS4232/InterWave & compatible chips");
45 MODULE_LICENSE("GPL");
48 #define SNDRV_DEBUG_MCE
55 static unsigned char freq_bits
[14] = {
56 /* 5510 */ 0x00 | CS4231_XTAL2
,
57 /* 6620 */ 0x0E | CS4231_XTAL2
,
58 /* 8000 */ 0x00 | CS4231_XTAL1
,
59 /* 9600 */ 0x0E | CS4231_XTAL1
,
60 /* 11025 */ 0x02 | CS4231_XTAL2
,
61 /* 16000 */ 0x02 | CS4231_XTAL1
,
62 /* 18900 */ 0x04 | CS4231_XTAL2
,
63 /* 22050 */ 0x06 | CS4231_XTAL2
,
64 /* 27042 */ 0x04 | CS4231_XTAL1
,
65 /* 32000 */ 0x06 | CS4231_XTAL1
,
66 /* 33075 */ 0x0C | CS4231_XTAL2
,
67 /* 37800 */ 0x08 | CS4231_XTAL2
,
68 /* 44100 */ 0x0A | CS4231_XTAL2
,
69 /* 48000 */ 0x0C | CS4231_XTAL1
72 static const unsigned int rates
[14] = {
73 5510, 6620, 8000, 9600, 11025, 16000, 18900, 22050,
74 27042, 32000, 33075, 37800, 44100, 48000
77 static const struct snd_pcm_hw_constraint_list hw_constraints_rates
= {
78 .count
= ARRAY_SIZE(rates
),
83 static int snd_wss_xrate(struct snd_pcm_runtime
*runtime
)
85 return snd_pcm_hw_constraint_list(runtime
, 0, SNDRV_PCM_HW_PARAM_RATE
,
86 &hw_constraints_rates
);
89 static unsigned char snd_wss_original_image
[32] =
91 0x00, /* 00/00 - lic */
92 0x00, /* 01/01 - ric */
93 0x9f, /* 02/02 - la1ic */
94 0x9f, /* 03/03 - ra1ic */
95 0x9f, /* 04/04 - la2ic */
96 0x9f, /* 05/05 - ra2ic */
97 0xbf, /* 06/06 - loc */
98 0xbf, /* 07/07 - roc */
99 0x20, /* 08/08 - pdfr */
100 CS4231_AUTOCALIB
, /* 09/09 - ic */
101 0x00, /* 0a/10 - pc */
102 0x00, /* 0b/11 - ti */
103 CS4231_MODE2
, /* 0c/12 - mi */
104 0xfc, /* 0d/13 - lbc */
105 0x00, /* 0e/14 - pbru */
106 0x00, /* 0f/15 - pbrl */
107 0x80, /* 10/16 - afei */
108 0x01, /* 11/17 - afeii */
109 0x9f, /* 12/18 - llic */
110 0x9f, /* 13/19 - rlic */
111 0x00, /* 14/20 - tlb */
112 0x00, /* 15/21 - thb */
113 0x00, /* 16/22 - la3mic/reserved */
114 0x00, /* 17/23 - ra3mic/reserved */
115 0x00, /* 18/24 - afs */
116 0x00, /* 19/25 - lamoc/version */
117 0xcf, /* 1a/26 - mioc */
118 0x00, /* 1b/27 - ramoc/reserved */
119 0x20, /* 1c/28 - cdfr */
120 0x00, /* 1d/29 - res4 */
121 0x00, /* 1e/30 - cbru */
122 0x00, /* 1f/31 - cbrl */
125 static unsigned char snd_opti93x_original_image
[32] =
127 0x00, /* 00/00 - l_mixout_outctrl */
128 0x00, /* 01/01 - r_mixout_outctrl */
129 0x88, /* 02/02 - l_cd_inctrl */
130 0x88, /* 03/03 - r_cd_inctrl */
131 0x88, /* 04/04 - l_a1/fm_inctrl */
132 0x88, /* 05/05 - r_a1/fm_inctrl */
133 0x80, /* 06/06 - l_dac_inctrl */
134 0x80, /* 07/07 - r_dac_inctrl */
135 0x00, /* 08/08 - ply_dataform_reg */
136 0x00, /* 09/09 - if_conf */
137 0x00, /* 0a/10 - pin_ctrl */
138 0x00, /* 0b/11 - err_init_reg */
139 0x0a, /* 0c/12 - id_reg */
140 0x00, /* 0d/13 - reserved */
141 0x00, /* 0e/14 - ply_upcount_reg */
142 0x00, /* 0f/15 - ply_lowcount_reg */
143 0x88, /* 10/16 - reserved/l_a1_inctrl */
144 0x88, /* 11/17 - reserved/r_a1_inctrl */
145 0x88, /* 12/18 - l_line_inctrl */
146 0x88, /* 13/19 - r_line_inctrl */
147 0x88, /* 14/20 - l_mic_inctrl */
148 0x88, /* 15/21 - r_mic_inctrl */
149 0x80, /* 16/22 - l_out_outctrl */
150 0x80, /* 17/23 - r_out_outctrl */
151 0x00, /* 18/24 - reserved */
152 0x00, /* 19/25 - reserved */
153 0x00, /* 1a/26 - reserved */
154 0x00, /* 1b/27 - reserved */
155 0x00, /* 1c/28 - cap_dataform_reg */
156 0x00, /* 1d/29 - reserved */
157 0x00, /* 1e/30 - cap_upcount_reg */
158 0x00 /* 1f/31 - cap_lowcount_reg */
162 * Basic I/O functions
165 static inline void wss_outb(struct snd_wss
*chip
, u8 offset
, u8 val
)
167 outb(val
, chip
->port
+ offset
);
170 static inline u8
wss_inb(struct snd_wss
*chip
, u8 offset
)
172 return inb(chip
->port
+ offset
);
175 static void snd_wss_wait(struct snd_wss
*chip
)
180 timeout
> 0 && (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
);
185 static void snd_wss_dout(struct snd_wss
*chip
, unsigned char reg
,
191 timeout
> 0 && (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
);
194 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| reg
);
195 wss_outb(chip
, CS4231P(REG
), value
);
199 void snd_wss_out(struct snd_wss
*chip
, unsigned char reg
, unsigned char value
)
202 #ifdef CONFIG_SND_DEBUG
203 if (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
)
204 snd_printk(KERN_DEBUG
"out: auto calibration time out "
205 "- reg = 0x%x, value = 0x%x\n", reg
, value
);
207 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| reg
);
208 wss_outb(chip
, CS4231P(REG
), value
);
209 chip
->image
[reg
] = value
;
211 snd_printdd("codec out - reg 0x%x = 0x%x\n",
212 chip
->mce_bit
| reg
, value
);
214 EXPORT_SYMBOL(snd_wss_out
);
216 unsigned char snd_wss_in(struct snd_wss
*chip
, unsigned char reg
)
219 #ifdef CONFIG_SND_DEBUG
220 if (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
)
221 snd_printk(KERN_DEBUG
"in: auto calibration time out "
222 "- reg = 0x%x\n", reg
);
224 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| reg
);
226 return wss_inb(chip
, CS4231P(REG
));
228 EXPORT_SYMBOL(snd_wss_in
);
230 void snd_cs4236_ext_out(struct snd_wss
*chip
, unsigned char reg
,
233 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| 0x17);
234 wss_outb(chip
, CS4231P(REG
),
235 reg
| (chip
->image
[CS4236_EXT_REG
] & 0x01));
236 wss_outb(chip
, CS4231P(REG
), val
);
237 chip
->eimage
[CS4236_REG(reg
)] = val
;
239 printk(KERN_DEBUG
"ext out : reg = 0x%x, val = 0x%x\n", reg
, val
);
242 EXPORT_SYMBOL(snd_cs4236_ext_out
);
244 unsigned char snd_cs4236_ext_in(struct snd_wss
*chip
, unsigned char reg
)
246 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| 0x17);
247 wss_outb(chip
, CS4231P(REG
),
248 reg
| (chip
->image
[CS4236_EXT_REG
] & 0x01));
250 return wss_inb(chip
, CS4231P(REG
));
254 res
= wss_inb(chip
, CS4231P(REG
));
255 printk(KERN_DEBUG
"ext in : reg = 0x%x, val = 0x%x\n",
261 EXPORT_SYMBOL(snd_cs4236_ext_in
);
265 static void snd_wss_debug(struct snd_wss
*chip
)
268 "CS4231 REGS: INDEX = 0x%02x "
269 " STATUS = 0x%02x\n",
270 wss_inb(chip
, CS4231P(REGSEL
)),
271 wss_inb(chip
, CS4231P(STATUS
)));
273 " 0x00: left input = 0x%02x "
274 " 0x10: alt 1 (CFIG 2) = 0x%02x\n",
275 snd_wss_in(chip
, 0x00),
276 snd_wss_in(chip
, 0x10));
278 " 0x01: right input = 0x%02x "
279 " 0x11: alt 2 (CFIG 3) = 0x%02x\n",
280 snd_wss_in(chip
, 0x01),
281 snd_wss_in(chip
, 0x11));
283 " 0x02: GF1 left input = 0x%02x "
284 " 0x12: left line in = 0x%02x\n",
285 snd_wss_in(chip
, 0x02),
286 snd_wss_in(chip
, 0x12));
288 " 0x03: GF1 right input = 0x%02x "
289 " 0x13: right line in = 0x%02x\n",
290 snd_wss_in(chip
, 0x03),
291 snd_wss_in(chip
, 0x13));
293 " 0x04: CD left input = 0x%02x "
294 " 0x14: timer low = 0x%02x\n",
295 snd_wss_in(chip
, 0x04),
296 snd_wss_in(chip
, 0x14));
298 " 0x05: CD right input = 0x%02x "
299 " 0x15: timer high = 0x%02x\n",
300 snd_wss_in(chip
, 0x05),
301 snd_wss_in(chip
, 0x15));
303 " 0x06: left output = 0x%02x "
304 " 0x16: left MIC (PnP) = 0x%02x\n",
305 snd_wss_in(chip
, 0x06),
306 snd_wss_in(chip
, 0x16));
308 " 0x07: right output = 0x%02x "
309 " 0x17: right MIC (PnP) = 0x%02x\n",
310 snd_wss_in(chip
, 0x07),
311 snd_wss_in(chip
, 0x17));
313 " 0x08: playback format = 0x%02x "
314 " 0x18: IRQ status = 0x%02x\n",
315 snd_wss_in(chip
, 0x08),
316 snd_wss_in(chip
, 0x18));
318 " 0x09: iface (CFIG 1) = 0x%02x "
319 " 0x19: left line out = 0x%02x\n",
320 snd_wss_in(chip
, 0x09),
321 snd_wss_in(chip
, 0x19));
323 " 0x0a: pin control = 0x%02x "
324 " 0x1a: mono control = 0x%02x\n",
325 snd_wss_in(chip
, 0x0a),
326 snd_wss_in(chip
, 0x1a));
328 " 0x0b: init & status = 0x%02x "
329 " 0x1b: right line out = 0x%02x\n",
330 snd_wss_in(chip
, 0x0b),
331 snd_wss_in(chip
, 0x1b));
333 " 0x0c: revision & mode = 0x%02x "
334 " 0x1c: record format = 0x%02x\n",
335 snd_wss_in(chip
, 0x0c),
336 snd_wss_in(chip
, 0x1c));
338 " 0x0d: loopback = 0x%02x "
339 " 0x1d: var freq (PnP) = 0x%02x\n",
340 snd_wss_in(chip
, 0x0d),
341 snd_wss_in(chip
, 0x1d));
343 " 0x0e: ply upr count = 0x%02x "
344 " 0x1e: ply lwr count = 0x%02x\n",
345 snd_wss_in(chip
, 0x0e),
346 snd_wss_in(chip
, 0x1e));
348 " 0x0f: rec upr count = 0x%02x "
349 " 0x1f: rec lwr count = 0x%02x\n",
350 snd_wss_in(chip
, 0x0f),
351 snd_wss_in(chip
, 0x1f));
357 * CS4231 detection / MCE routines
360 static void snd_wss_busy_wait(struct snd_wss
*chip
)
364 /* huh.. looks like this sequence is proper for CS4231A chip (GUS MAX) */
365 for (timeout
= 5; timeout
> 0; timeout
--)
366 wss_inb(chip
, CS4231P(REGSEL
));
367 /* end of cleanup sequence */
368 for (timeout
= 25000;
369 timeout
> 0 && (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
);
374 void snd_wss_mce_up(struct snd_wss
*chip
)
380 #ifdef CONFIG_SND_DEBUG
381 if (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
)
382 snd_printk(KERN_DEBUG
383 "mce_up - auto calibration time out (0)\n");
385 spin_lock_irqsave(&chip
->reg_lock
, flags
);
386 chip
->mce_bit
|= CS4231_MCE
;
387 timeout
= wss_inb(chip
, CS4231P(REGSEL
));
389 snd_printk(KERN_DEBUG
"mce_up [0x%lx]: "
390 "serious init problem - codec still busy\n",
392 if (!(timeout
& CS4231_MCE
))
393 wss_outb(chip
, CS4231P(REGSEL
),
394 chip
->mce_bit
| (timeout
& 0x1f));
395 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
397 EXPORT_SYMBOL(snd_wss_mce_up
);
399 void snd_wss_mce_down(struct snd_wss
*chip
)
402 unsigned long end_time
;
404 int hw_mask
= WSS_HW_CS4231_MASK
| WSS_HW_CS4232_MASK
| WSS_HW_AD1848
;
406 snd_wss_busy_wait(chip
);
408 #ifdef CONFIG_SND_DEBUG
409 if (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
)
410 snd_printk(KERN_DEBUG
"mce_down [0x%lx] - "
411 "auto calibration time out (0)\n",
412 (long)CS4231P(REGSEL
));
414 spin_lock_irqsave(&chip
->reg_lock
, flags
);
415 chip
->mce_bit
&= ~CS4231_MCE
;
416 timeout
= wss_inb(chip
, CS4231P(REGSEL
));
417 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| (timeout
& 0x1f));
418 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
420 snd_printk(KERN_DEBUG
"mce_down [0x%lx]: "
421 "serious init problem - codec still busy\n",
423 if ((timeout
& CS4231_MCE
) == 0 || !(chip
->hardware
& hw_mask
))
427 * Wait for (possible -- during init auto-calibration may not be set)
428 * calibration process to start. Needs up to 5 sample periods on AD1848
429 * which at the slowest possible rate of 5.5125 kHz means 907 us.
433 snd_printdd("(1) jiffies = %lu\n", jiffies
);
435 /* check condition up to 250 ms */
436 end_time
= jiffies
+ msecs_to_jiffies(250);
437 while (snd_wss_in(chip
, CS4231_TEST_INIT
) &
438 CS4231_CALIB_IN_PROGRESS
) {
440 if (time_after(jiffies
, end_time
)) {
441 snd_printk(KERN_ERR
"mce_down - "
442 "auto calibration time out (2)\n");
448 snd_printdd("(2) jiffies = %lu\n", jiffies
);
450 /* check condition up to 100 ms */
451 end_time
= jiffies
+ msecs_to_jiffies(100);
452 while (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
) {
453 if (time_after(jiffies
, end_time
)) {
454 snd_printk(KERN_ERR
"mce_down - auto calibration time out (3)\n");
460 snd_printdd("(3) jiffies = %lu\n", jiffies
);
461 snd_printd("mce_down - exit = 0x%x\n", wss_inb(chip
, CS4231P(REGSEL
)));
463 EXPORT_SYMBOL(snd_wss_mce_down
);
465 static unsigned int snd_wss_get_count(unsigned char format
, unsigned int size
)
467 switch (format
& 0xe0) {
468 case CS4231_LINEAR_16
:
469 case CS4231_LINEAR_16_BIG
:
472 case CS4231_ADPCM_16
:
475 if (format
& CS4231_STEREO
)
480 static int snd_wss_trigger(struct snd_pcm_substream
*substream
,
483 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
486 struct snd_pcm_substream
*s
;
490 case SNDRV_PCM_TRIGGER_START
:
491 case SNDRV_PCM_TRIGGER_RESUME
:
493 case SNDRV_PCM_TRIGGER_STOP
:
494 case SNDRV_PCM_TRIGGER_SUSPEND
:
501 snd_pcm_group_for_each_entry(s
, substream
) {
502 if (s
== chip
->playback_substream
) {
503 what
|= CS4231_PLAYBACK_ENABLE
;
504 snd_pcm_trigger_done(s
, substream
);
505 } else if (s
== chip
->capture_substream
) {
506 what
|= CS4231_RECORD_ENABLE
;
507 snd_pcm_trigger_done(s
, substream
);
510 spin_lock(&chip
->reg_lock
);
512 chip
->image
[CS4231_IFACE_CTRL
] |= what
;
514 chip
->trigger(chip
, what
, 1);
516 chip
->image
[CS4231_IFACE_CTRL
] &= ~what
;
518 chip
->trigger(chip
, what
, 0);
520 snd_wss_out(chip
, CS4231_IFACE_CTRL
, chip
->image
[CS4231_IFACE_CTRL
]);
521 spin_unlock(&chip
->reg_lock
);
532 static unsigned char snd_wss_get_rate(unsigned int rate
)
536 for (i
= 0; i
< ARRAY_SIZE(rates
); i
++)
537 if (rate
== rates
[i
])
540 return freq_bits
[ARRAY_SIZE(rates
) - 1];
543 static unsigned char snd_wss_get_format(struct snd_wss
*chip
,
547 unsigned char rformat
;
549 rformat
= CS4231_LINEAR_8
;
551 case SNDRV_PCM_FORMAT_MU_LAW
: rformat
= CS4231_ULAW_8
; break;
552 case SNDRV_PCM_FORMAT_A_LAW
: rformat
= CS4231_ALAW_8
; break;
553 case SNDRV_PCM_FORMAT_S16_LE
: rformat
= CS4231_LINEAR_16
; break;
554 case SNDRV_PCM_FORMAT_S16_BE
: rformat
= CS4231_LINEAR_16_BIG
; break;
555 case SNDRV_PCM_FORMAT_IMA_ADPCM
: rformat
= CS4231_ADPCM_16
; break;
558 rformat
|= CS4231_STEREO
;
560 snd_printk(KERN_DEBUG
"get_format: 0x%x (mode=0x%x)\n", format
, mode
);
565 static void snd_wss_calibrate_mute(struct snd_wss
*chip
, int mute
)
569 mute
= mute
? 0x80 : 0;
570 spin_lock_irqsave(&chip
->reg_lock
, flags
);
571 if (chip
->calibrate_mute
== mute
) {
572 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
576 snd_wss_dout(chip
, CS4231_LEFT_INPUT
,
577 chip
->image
[CS4231_LEFT_INPUT
]);
578 snd_wss_dout(chip
, CS4231_RIGHT_INPUT
,
579 chip
->image
[CS4231_RIGHT_INPUT
]);
580 snd_wss_dout(chip
, CS4231_LOOPBACK
,
581 chip
->image
[CS4231_LOOPBACK
]);
583 snd_wss_dout(chip
, CS4231_LEFT_INPUT
,
585 snd_wss_dout(chip
, CS4231_RIGHT_INPUT
,
587 snd_wss_dout(chip
, CS4231_LOOPBACK
,
591 snd_wss_dout(chip
, CS4231_AUX1_LEFT_INPUT
,
592 mute
| chip
->image
[CS4231_AUX1_LEFT_INPUT
]);
593 snd_wss_dout(chip
, CS4231_AUX1_RIGHT_INPUT
,
594 mute
| chip
->image
[CS4231_AUX1_RIGHT_INPUT
]);
595 snd_wss_dout(chip
, CS4231_AUX2_LEFT_INPUT
,
596 mute
| chip
->image
[CS4231_AUX2_LEFT_INPUT
]);
597 snd_wss_dout(chip
, CS4231_AUX2_RIGHT_INPUT
,
598 mute
| chip
->image
[CS4231_AUX2_RIGHT_INPUT
]);
599 snd_wss_dout(chip
, CS4231_LEFT_OUTPUT
,
600 mute
| chip
->image
[CS4231_LEFT_OUTPUT
]);
601 snd_wss_dout(chip
, CS4231_RIGHT_OUTPUT
,
602 mute
| chip
->image
[CS4231_RIGHT_OUTPUT
]);
603 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
)) {
604 snd_wss_dout(chip
, CS4231_LEFT_LINE_IN
,
605 mute
| chip
->image
[CS4231_LEFT_LINE_IN
]);
606 snd_wss_dout(chip
, CS4231_RIGHT_LINE_IN
,
607 mute
| chip
->image
[CS4231_RIGHT_LINE_IN
]);
608 snd_wss_dout(chip
, CS4231_MONO_CTRL
,
609 mute
? 0xc0 : chip
->image
[CS4231_MONO_CTRL
]);
611 if (chip
->hardware
== WSS_HW_INTERWAVE
) {
612 snd_wss_dout(chip
, CS4231_LEFT_MIC_INPUT
,
613 mute
| chip
->image
[CS4231_LEFT_MIC_INPUT
]);
614 snd_wss_dout(chip
, CS4231_RIGHT_MIC_INPUT
,
615 mute
| chip
->image
[CS4231_RIGHT_MIC_INPUT
]);
616 snd_wss_dout(chip
, CS4231_LINE_LEFT_OUTPUT
,
617 mute
| chip
->image
[CS4231_LINE_LEFT_OUTPUT
]);
618 snd_wss_dout(chip
, CS4231_LINE_RIGHT_OUTPUT
,
619 mute
| chip
->image
[CS4231_LINE_RIGHT_OUTPUT
]);
621 chip
->calibrate_mute
= mute
;
622 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
625 static void snd_wss_playback_format(struct snd_wss
*chip
,
626 struct snd_pcm_hw_params
*params
,
632 mutex_lock(&chip
->mce_mutex
);
633 if (chip
->hardware
== WSS_HW_CS4231A
||
634 (chip
->hardware
& WSS_HW_CS4232_MASK
)) {
635 spin_lock_irqsave(&chip
->reg_lock
, flags
);
636 if ((chip
->image
[CS4231_PLAYBK_FORMAT
] & 0x0f) == (pdfr
& 0x0f)) { /* rate is same? */
637 snd_wss_out(chip
, CS4231_ALT_FEATURE_1
,
638 chip
->image
[CS4231_ALT_FEATURE_1
] | 0x10);
639 chip
->image
[CS4231_PLAYBK_FORMAT
] = pdfr
;
640 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
,
641 chip
->image
[CS4231_PLAYBK_FORMAT
]);
642 snd_wss_out(chip
, CS4231_ALT_FEATURE_1
,
643 chip
->image
[CS4231_ALT_FEATURE_1
] &= ~0x10);
644 udelay(100); /* Fixes audible clicks at least on GUS MAX */
647 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
648 } else if (chip
->hardware
== WSS_HW_AD1845
) {
649 unsigned rate
= params_rate(params
);
652 * Program the AD1845 correctly for the playback stream.
653 * Note that we do NOT need to toggle the MCE bit because
654 * the PLAYBACK_ENABLE bit of the Interface Configuration
657 * NOTE: We seem to need to write to the MSB before the LSB
658 * to get the correct sample frequency.
660 spin_lock_irqsave(&chip
->reg_lock
, flags
);
661 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
, (pdfr
& 0xf0));
662 snd_wss_out(chip
, AD1845_UPR_FREQ_SEL
, (rate
>> 8) & 0xff);
663 snd_wss_out(chip
, AD1845_LWR_FREQ_SEL
, rate
& 0xff);
665 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
668 snd_wss_mce_up(chip
);
669 spin_lock_irqsave(&chip
->reg_lock
, flags
);
670 if (chip
->hardware
!= WSS_HW_INTERWAVE
&& !chip
->single_dma
) {
671 if (chip
->image
[CS4231_IFACE_CTRL
] & CS4231_RECORD_ENABLE
)
672 pdfr
= (pdfr
& 0xf0) |
673 (chip
->image
[CS4231_REC_FORMAT
] & 0x0f);
675 chip
->image
[CS4231_PLAYBK_FORMAT
] = pdfr
;
677 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
, pdfr
);
678 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
679 if (chip
->hardware
== WSS_HW_OPL3SA2
)
680 udelay(100); /* this seems to help */
681 snd_wss_mce_down(chip
);
683 mutex_unlock(&chip
->mce_mutex
);
686 static void snd_wss_capture_format(struct snd_wss
*chip
,
687 struct snd_pcm_hw_params
*params
,
693 mutex_lock(&chip
->mce_mutex
);
694 if (chip
->hardware
== WSS_HW_CS4231A
||
695 (chip
->hardware
& WSS_HW_CS4232_MASK
)) {
696 spin_lock_irqsave(&chip
->reg_lock
, flags
);
697 if ((chip
->image
[CS4231_PLAYBK_FORMAT
] & 0x0f) == (cdfr
& 0x0f) || /* rate is same? */
698 (chip
->image
[CS4231_IFACE_CTRL
] & CS4231_PLAYBACK_ENABLE
)) {
699 snd_wss_out(chip
, CS4231_ALT_FEATURE_1
,
700 chip
->image
[CS4231_ALT_FEATURE_1
] | 0x20);
701 snd_wss_out(chip
, CS4231_REC_FORMAT
,
702 chip
->image
[CS4231_REC_FORMAT
] = cdfr
);
703 snd_wss_out(chip
, CS4231_ALT_FEATURE_1
,
704 chip
->image
[CS4231_ALT_FEATURE_1
] &= ~0x20);
707 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
708 } else if (chip
->hardware
== WSS_HW_AD1845
) {
709 unsigned rate
= params_rate(params
);
712 * Program the AD1845 correctly for the capture stream.
713 * Note that we do NOT need to toggle the MCE bit because
714 * the PLAYBACK_ENABLE bit of the Interface Configuration
717 * NOTE: We seem to need to write to the MSB before the LSB
718 * to get the correct sample frequency.
720 spin_lock_irqsave(&chip
->reg_lock
, flags
);
721 snd_wss_out(chip
, CS4231_REC_FORMAT
, (cdfr
& 0xf0));
722 snd_wss_out(chip
, AD1845_UPR_FREQ_SEL
, (rate
>> 8) & 0xff);
723 snd_wss_out(chip
, AD1845_LWR_FREQ_SEL
, rate
& 0xff);
725 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
728 snd_wss_mce_up(chip
);
729 spin_lock_irqsave(&chip
->reg_lock
, flags
);
730 if (chip
->hardware
!= WSS_HW_INTERWAVE
&&
731 !(chip
->image
[CS4231_IFACE_CTRL
] & CS4231_PLAYBACK_ENABLE
)) {
732 if (chip
->single_dma
)
733 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
, cdfr
);
735 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
,
736 (chip
->image
[CS4231_PLAYBK_FORMAT
] & 0xf0) |
738 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
739 snd_wss_mce_down(chip
);
740 snd_wss_mce_up(chip
);
741 spin_lock_irqsave(&chip
->reg_lock
, flags
);
743 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
744 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
, cdfr
);
746 snd_wss_out(chip
, CS4231_REC_FORMAT
, cdfr
);
747 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
748 snd_wss_mce_down(chip
);
750 mutex_unlock(&chip
->mce_mutex
);
757 static unsigned long snd_wss_timer_resolution(struct snd_timer
*timer
)
759 struct snd_wss
*chip
= snd_timer_chip(timer
);
760 if (chip
->hardware
& WSS_HW_CS4236B_MASK
)
763 return chip
->image
[CS4231_PLAYBK_FORMAT
] & 1 ? 9969 : 9920;
766 static int snd_wss_timer_start(struct snd_timer
*timer
)
770 struct snd_wss
*chip
= snd_timer_chip(timer
);
771 spin_lock_irqsave(&chip
->reg_lock
, flags
);
772 ticks
= timer
->sticks
;
773 if ((chip
->image
[CS4231_ALT_FEATURE_1
] & CS4231_TIMER_ENABLE
) == 0 ||
774 (unsigned char)(ticks
>> 8) != chip
->image
[CS4231_TIMER_HIGH
] ||
775 (unsigned char)ticks
!= chip
->image
[CS4231_TIMER_LOW
]) {
776 chip
->image
[CS4231_TIMER_HIGH
] = (unsigned char) (ticks
>> 8);
777 snd_wss_out(chip
, CS4231_TIMER_HIGH
,
778 chip
->image
[CS4231_TIMER_HIGH
]);
779 chip
->image
[CS4231_TIMER_LOW
] = (unsigned char) ticks
;
780 snd_wss_out(chip
, CS4231_TIMER_LOW
,
781 chip
->image
[CS4231_TIMER_LOW
]);
782 snd_wss_out(chip
, CS4231_ALT_FEATURE_1
,
783 chip
->image
[CS4231_ALT_FEATURE_1
] |
784 CS4231_TIMER_ENABLE
);
786 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
790 static int snd_wss_timer_stop(struct snd_timer
*timer
)
793 struct snd_wss
*chip
= snd_timer_chip(timer
);
794 spin_lock_irqsave(&chip
->reg_lock
, flags
);
795 chip
->image
[CS4231_ALT_FEATURE_1
] &= ~CS4231_TIMER_ENABLE
;
796 snd_wss_out(chip
, CS4231_ALT_FEATURE_1
,
797 chip
->image
[CS4231_ALT_FEATURE_1
]);
798 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
802 static void snd_wss_init(struct snd_wss
*chip
)
806 snd_wss_calibrate_mute(chip
, 1);
807 snd_wss_mce_down(chip
);
809 #ifdef SNDRV_DEBUG_MCE
810 snd_printk(KERN_DEBUG
"init: (1)\n");
812 snd_wss_mce_up(chip
);
813 spin_lock_irqsave(&chip
->reg_lock
, flags
);
814 chip
->image
[CS4231_IFACE_CTRL
] &= ~(CS4231_PLAYBACK_ENABLE
|
815 CS4231_PLAYBACK_PIO
|
816 CS4231_RECORD_ENABLE
|
819 chip
->image
[CS4231_IFACE_CTRL
] |= CS4231_AUTOCALIB
;
820 snd_wss_out(chip
, CS4231_IFACE_CTRL
, chip
->image
[CS4231_IFACE_CTRL
]);
821 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
822 snd_wss_mce_down(chip
);
824 #ifdef SNDRV_DEBUG_MCE
825 snd_printk(KERN_DEBUG
"init: (2)\n");
828 snd_wss_mce_up(chip
);
829 spin_lock_irqsave(&chip
->reg_lock
, flags
);
830 chip
->image
[CS4231_IFACE_CTRL
] &= ~CS4231_AUTOCALIB
;
831 snd_wss_out(chip
, CS4231_IFACE_CTRL
, chip
->image
[CS4231_IFACE_CTRL
]);
833 CS4231_ALT_FEATURE_1
, chip
->image
[CS4231_ALT_FEATURE_1
]);
834 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
835 snd_wss_mce_down(chip
);
837 #ifdef SNDRV_DEBUG_MCE
838 snd_printk(KERN_DEBUG
"init: (3) - afei = 0x%x\n",
839 chip
->image
[CS4231_ALT_FEATURE_1
]);
842 spin_lock_irqsave(&chip
->reg_lock
, flags
);
843 snd_wss_out(chip
, CS4231_ALT_FEATURE_2
,
844 chip
->image
[CS4231_ALT_FEATURE_2
]);
845 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
847 snd_wss_mce_up(chip
);
848 spin_lock_irqsave(&chip
->reg_lock
, flags
);
849 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
,
850 chip
->image
[CS4231_PLAYBK_FORMAT
]);
851 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
852 snd_wss_mce_down(chip
);
854 #ifdef SNDRV_DEBUG_MCE
855 snd_printk(KERN_DEBUG
"init: (4)\n");
858 snd_wss_mce_up(chip
);
859 spin_lock_irqsave(&chip
->reg_lock
, flags
);
860 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
))
861 snd_wss_out(chip
, CS4231_REC_FORMAT
,
862 chip
->image
[CS4231_REC_FORMAT
]);
863 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
864 snd_wss_mce_down(chip
);
865 snd_wss_calibrate_mute(chip
, 0);
867 #ifdef SNDRV_DEBUG_MCE
868 snd_printk(KERN_DEBUG
"init: (5)\n");
872 static int snd_wss_open(struct snd_wss
*chip
, unsigned int mode
)
876 mutex_lock(&chip
->open_mutex
);
877 if ((chip
->mode
& mode
) ||
878 ((chip
->mode
& WSS_MODE_OPEN
) && chip
->single_dma
)) {
879 mutex_unlock(&chip
->open_mutex
);
882 if (chip
->mode
& WSS_MODE_OPEN
) {
884 mutex_unlock(&chip
->open_mutex
);
887 /* ok. now enable and ack CODEC IRQ */
888 spin_lock_irqsave(&chip
->reg_lock
, flags
);
889 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
)) {
890 snd_wss_out(chip
, CS4231_IRQ_STATUS
,
891 CS4231_PLAYBACK_IRQ
|
894 snd_wss_out(chip
, CS4231_IRQ_STATUS
, 0);
896 wss_outb(chip
, CS4231P(STATUS
), 0); /* clear IRQ */
897 wss_outb(chip
, CS4231P(STATUS
), 0); /* clear IRQ */
898 chip
->image
[CS4231_PIN_CTRL
] |= CS4231_IRQ_ENABLE
;
899 snd_wss_out(chip
, CS4231_PIN_CTRL
, chip
->image
[CS4231_PIN_CTRL
]);
900 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
)) {
901 snd_wss_out(chip
, CS4231_IRQ_STATUS
,
902 CS4231_PLAYBACK_IRQ
|
905 snd_wss_out(chip
, CS4231_IRQ_STATUS
, 0);
907 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
910 mutex_unlock(&chip
->open_mutex
);
914 static void snd_wss_close(struct snd_wss
*chip
, unsigned int mode
)
918 mutex_lock(&chip
->open_mutex
);
920 if (chip
->mode
& WSS_MODE_OPEN
) {
921 mutex_unlock(&chip
->open_mutex
);
925 spin_lock_irqsave(&chip
->reg_lock
, flags
);
926 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
))
927 snd_wss_out(chip
, CS4231_IRQ_STATUS
, 0);
928 wss_outb(chip
, CS4231P(STATUS
), 0); /* clear IRQ */
929 wss_outb(chip
, CS4231P(STATUS
), 0); /* clear IRQ */
930 chip
->image
[CS4231_PIN_CTRL
] &= ~CS4231_IRQ_ENABLE
;
931 snd_wss_out(chip
, CS4231_PIN_CTRL
, chip
->image
[CS4231_PIN_CTRL
]);
933 /* now disable record & playback */
935 if (chip
->image
[CS4231_IFACE_CTRL
] & (CS4231_PLAYBACK_ENABLE
| CS4231_PLAYBACK_PIO
|
936 CS4231_RECORD_ENABLE
| CS4231_RECORD_PIO
)) {
937 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
938 snd_wss_mce_up(chip
);
939 spin_lock_irqsave(&chip
->reg_lock
, flags
);
940 chip
->image
[CS4231_IFACE_CTRL
] &= ~(CS4231_PLAYBACK_ENABLE
| CS4231_PLAYBACK_PIO
|
941 CS4231_RECORD_ENABLE
| CS4231_RECORD_PIO
);
942 snd_wss_out(chip
, CS4231_IFACE_CTRL
,
943 chip
->image
[CS4231_IFACE_CTRL
]);
944 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
945 snd_wss_mce_down(chip
);
946 spin_lock_irqsave(&chip
->reg_lock
, flags
);
949 /* clear IRQ again */
950 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
))
951 snd_wss_out(chip
, CS4231_IRQ_STATUS
, 0);
952 wss_outb(chip
, CS4231P(STATUS
), 0); /* clear IRQ */
953 wss_outb(chip
, CS4231P(STATUS
), 0); /* clear IRQ */
954 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
957 mutex_unlock(&chip
->open_mutex
);
964 static int snd_wss_timer_open(struct snd_timer
*timer
)
966 struct snd_wss
*chip
= snd_timer_chip(timer
);
967 snd_wss_open(chip
, WSS_MODE_TIMER
);
971 static int snd_wss_timer_close(struct snd_timer
*timer
)
973 struct snd_wss
*chip
= snd_timer_chip(timer
);
974 snd_wss_close(chip
, WSS_MODE_TIMER
);
978 static struct snd_timer_hardware snd_wss_timer_table
=
980 .flags
= SNDRV_TIMER_HW_AUTO
,
983 .open
= snd_wss_timer_open
,
984 .close
= snd_wss_timer_close
,
985 .c_resolution
= snd_wss_timer_resolution
,
986 .start
= snd_wss_timer_start
,
987 .stop
= snd_wss_timer_stop
,
991 * ok.. exported functions..
994 static int snd_wss_playback_hw_params(struct snd_pcm_substream
*substream
,
995 struct snd_pcm_hw_params
*hw_params
)
997 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
998 unsigned char new_pdfr
;
1001 if ((err
= snd_pcm_lib_malloc_pages(substream
, params_buffer_bytes(hw_params
))) < 0)
1003 new_pdfr
= snd_wss_get_format(chip
, params_format(hw_params
),
1004 params_channels(hw_params
)) |
1005 snd_wss_get_rate(params_rate(hw_params
));
1006 chip
->set_playback_format(chip
, hw_params
, new_pdfr
);
1010 static int snd_wss_playback_hw_free(struct snd_pcm_substream
*substream
)
1012 return snd_pcm_lib_free_pages(substream
);
1015 static int snd_wss_playback_prepare(struct snd_pcm_substream
*substream
)
1017 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1018 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
1019 unsigned long flags
;
1020 unsigned int size
= snd_pcm_lib_buffer_bytes(substream
);
1021 unsigned int count
= snd_pcm_lib_period_bytes(substream
);
1023 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1024 chip
->p_dma_size
= size
;
1025 chip
->image
[CS4231_IFACE_CTRL
] &= ~(CS4231_PLAYBACK_ENABLE
| CS4231_PLAYBACK_PIO
);
1026 snd_dma_program(chip
->dma1
, runtime
->dma_addr
, size
, DMA_MODE_WRITE
| DMA_AUTOINIT
);
1027 count
= snd_wss_get_count(chip
->image
[CS4231_PLAYBK_FORMAT
], count
) - 1;
1028 snd_wss_out(chip
, CS4231_PLY_LWR_CNT
, (unsigned char) count
);
1029 snd_wss_out(chip
, CS4231_PLY_UPR_CNT
, (unsigned char) (count
>> 8));
1030 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1032 snd_wss_debug(chip
);
1037 static int snd_wss_capture_hw_params(struct snd_pcm_substream
*substream
,
1038 struct snd_pcm_hw_params
*hw_params
)
1040 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1041 unsigned char new_cdfr
;
1044 if ((err
= snd_pcm_lib_malloc_pages(substream
, params_buffer_bytes(hw_params
))) < 0)
1046 new_cdfr
= snd_wss_get_format(chip
, params_format(hw_params
),
1047 params_channels(hw_params
)) |
1048 snd_wss_get_rate(params_rate(hw_params
));
1049 chip
->set_capture_format(chip
, hw_params
, new_cdfr
);
1053 static int snd_wss_capture_hw_free(struct snd_pcm_substream
*substream
)
1055 return snd_pcm_lib_free_pages(substream
);
1058 static int snd_wss_capture_prepare(struct snd_pcm_substream
*substream
)
1060 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1061 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
1062 unsigned long flags
;
1063 unsigned int size
= snd_pcm_lib_buffer_bytes(substream
);
1064 unsigned int count
= snd_pcm_lib_period_bytes(substream
);
1066 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1067 chip
->c_dma_size
= size
;
1068 chip
->image
[CS4231_IFACE_CTRL
] &= ~(CS4231_RECORD_ENABLE
| CS4231_RECORD_PIO
);
1069 snd_dma_program(chip
->dma2
, runtime
->dma_addr
, size
, DMA_MODE_READ
| DMA_AUTOINIT
);
1070 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
1071 count
= snd_wss_get_count(chip
->image
[CS4231_PLAYBK_FORMAT
],
1074 count
= snd_wss_get_count(chip
->image
[CS4231_REC_FORMAT
],
1077 if (chip
->single_dma
&& chip
->hardware
!= WSS_HW_INTERWAVE
) {
1078 snd_wss_out(chip
, CS4231_PLY_LWR_CNT
, (unsigned char) count
);
1079 snd_wss_out(chip
, CS4231_PLY_UPR_CNT
,
1080 (unsigned char) (count
>> 8));
1082 snd_wss_out(chip
, CS4231_REC_LWR_CNT
, (unsigned char) count
);
1083 snd_wss_out(chip
, CS4231_REC_UPR_CNT
,
1084 (unsigned char) (count
>> 8));
1086 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1090 void snd_wss_overrange(struct snd_wss
*chip
)
1092 unsigned long flags
;
1095 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1096 res
= snd_wss_in(chip
, CS4231_TEST_INIT
);
1097 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1098 if (res
& (0x08 | 0x02)) /* detect overrange only above 0dB; may be user selectable? */
1099 chip
->capture_substream
->runtime
->overrange
++;
1101 EXPORT_SYMBOL(snd_wss_overrange
);
1103 irqreturn_t
snd_wss_interrupt(int irq
, void *dev_id
)
1105 struct snd_wss
*chip
= dev_id
;
1106 unsigned char status
;
1108 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
1109 /* pretend it was the only possible irq for AD1848 */
1110 status
= CS4231_PLAYBACK_IRQ
;
1112 status
= snd_wss_in(chip
, CS4231_IRQ_STATUS
);
1113 if (status
& CS4231_TIMER_IRQ
) {
1115 snd_timer_interrupt(chip
->timer
, chip
->timer
->sticks
);
1117 if (chip
->single_dma
&& chip
->hardware
!= WSS_HW_INTERWAVE
) {
1118 if (status
& CS4231_PLAYBACK_IRQ
) {
1119 if (chip
->mode
& WSS_MODE_PLAY
) {
1120 if (chip
->playback_substream
)
1121 snd_pcm_period_elapsed(chip
->playback_substream
);
1123 if (chip
->mode
& WSS_MODE_RECORD
) {
1124 if (chip
->capture_substream
) {
1125 snd_wss_overrange(chip
);
1126 snd_pcm_period_elapsed(chip
->capture_substream
);
1131 if (status
& CS4231_PLAYBACK_IRQ
) {
1132 if (chip
->playback_substream
)
1133 snd_pcm_period_elapsed(chip
->playback_substream
);
1135 if (status
& CS4231_RECORD_IRQ
) {
1136 if (chip
->capture_substream
) {
1137 snd_wss_overrange(chip
);
1138 snd_pcm_period_elapsed(chip
->capture_substream
);
1143 spin_lock(&chip
->reg_lock
);
1144 status
= ~CS4231_ALL_IRQS
| ~status
;
1145 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
1146 wss_outb(chip
, CS4231P(STATUS
), 0);
1148 snd_wss_out(chip
, CS4231_IRQ_STATUS
, status
);
1149 spin_unlock(&chip
->reg_lock
);
1152 EXPORT_SYMBOL(snd_wss_interrupt
);
1154 static snd_pcm_uframes_t
snd_wss_playback_pointer(struct snd_pcm_substream
*substream
)
1156 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1159 if (!(chip
->image
[CS4231_IFACE_CTRL
] & CS4231_PLAYBACK_ENABLE
))
1161 ptr
= snd_dma_pointer(chip
->dma1
, chip
->p_dma_size
);
1162 return bytes_to_frames(substream
->runtime
, ptr
);
1165 static snd_pcm_uframes_t
snd_wss_capture_pointer(struct snd_pcm_substream
*substream
)
1167 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1170 if (!(chip
->image
[CS4231_IFACE_CTRL
] & CS4231_RECORD_ENABLE
))
1172 ptr
= snd_dma_pointer(chip
->dma2
, chip
->c_dma_size
);
1173 return bytes_to_frames(substream
->runtime
, ptr
);
1180 static int snd_ad1848_probe(struct snd_wss
*chip
)
1182 unsigned long timeout
= jiffies
+ msecs_to_jiffies(1000);
1183 unsigned long flags
;
1185 unsigned short hardware
= 0;
1189 while (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
) {
1190 if (time_after(jiffies
, timeout
))
1194 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1196 /* set CS423x MODE 1 */
1197 snd_wss_dout(chip
, CS4231_MISC_INFO
, 0);
1199 snd_wss_dout(chip
, CS4231_RIGHT_INPUT
, 0x45); /* 0x55 & ~0x10 */
1200 r
= snd_wss_in(chip
, CS4231_RIGHT_INPUT
);
1202 /* RMGE always high on AD1847 */
1203 if ((r
& ~CS4231_ENABLE_MIC_GAIN
) != 0x45) {
1207 hardware
= WSS_HW_AD1847
;
1209 snd_wss_dout(chip
, CS4231_LEFT_INPUT
, 0xaa);
1210 r
= snd_wss_in(chip
, CS4231_LEFT_INPUT
);
1211 /* L/RMGE always low on AT2320 */
1212 if ((r
| CS4231_ENABLE_MIC_GAIN
) != 0xaa) {
1218 /* clear pending IRQ */
1219 wss_inb(chip
, CS4231P(STATUS
));
1220 wss_outb(chip
, CS4231P(STATUS
), 0);
1223 if ((chip
->hardware
& WSS_HW_TYPE_MASK
) != WSS_HW_DETECT
)
1227 chip
->hardware
= hardware
;
1231 r
= snd_wss_in(chip
, CS4231_MISC_INFO
);
1233 /* set CS423x MODE 2 */
1234 snd_wss_dout(chip
, CS4231_MISC_INFO
, CS4231_MODE2
);
1235 for (i
= 0; i
< 16; i
++) {
1236 if (snd_wss_in(chip
, i
) != snd_wss_in(chip
, 16 + i
)) {
1237 /* we have more than 16 registers: check ID */
1238 if ((r
& 0xf) != 0xa)
1241 * on CMI8330, CS4231_VERSION is volume control and
1244 snd_wss_dout(chip
, CS4231_VERSION
, 0);
1245 r
= snd_wss_in(chip
, CS4231_VERSION
) & 0xe7;
1247 chip
->hardware
= WSS_HW_CMI8330
;
1252 chip
->hardware
= WSS_HW_CS4248
;
1254 chip
->hardware
= WSS_HW_AD1848
;
1256 snd_wss_dout(chip
, CS4231_MISC_INFO
, 0);
1258 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1262 static int snd_wss_probe(struct snd_wss
*chip
)
1264 unsigned long flags
;
1265 int i
, id
, rev
, regnum
;
1269 id
= snd_ad1848_probe(chip
);
1273 hw
= chip
->hardware
;
1274 if ((hw
& WSS_HW_TYPE_MASK
) == WSS_HW_DETECT
) {
1275 for (i
= 0; i
< 50; i
++) {
1277 if (wss_inb(chip
, CS4231P(REGSEL
)) & CS4231_INIT
)
1280 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1281 snd_wss_out(chip
, CS4231_MISC_INFO
,
1283 id
= snd_wss_in(chip
, CS4231_MISC_INFO
) & 0x0f;
1284 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1286 break; /* this is valid value */
1289 snd_printdd("wss: port = 0x%lx, id = 0x%x\n", chip
->port
, id
);
1291 return -ENODEV
; /* no valid device found */
1293 rev
= snd_wss_in(chip
, CS4231_VERSION
) & 0xe7;
1294 snd_printdd("CS4231: VERSION (I25) = 0x%x\n", rev
);
1296 unsigned char tmp
= snd_wss_in(chip
, 23);
1297 snd_wss_out(chip
, 23, ~tmp
);
1298 if (snd_wss_in(chip
, 23) != tmp
)
1299 chip
->hardware
= WSS_HW_AD1845
;
1301 chip
->hardware
= WSS_HW_CS4231
;
1302 } else if (rev
== 0xa0) {
1303 chip
->hardware
= WSS_HW_CS4231A
;
1304 } else if (rev
== 0xa2) {
1305 chip
->hardware
= WSS_HW_CS4232
;
1306 } else if (rev
== 0xb2) {
1307 chip
->hardware
= WSS_HW_CS4232A
;
1308 } else if (rev
== 0x83) {
1309 chip
->hardware
= WSS_HW_CS4236
;
1310 } else if (rev
== 0x03) {
1311 chip
->hardware
= WSS_HW_CS4236B
;
1314 "unknown CS chip with version 0x%x\n", rev
);
1315 return -ENODEV
; /* unknown CS4231 chip? */
1318 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1319 wss_inb(chip
, CS4231P(STATUS
)); /* clear any pendings IRQ */
1320 wss_outb(chip
, CS4231P(STATUS
), 0);
1322 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1324 if (!(chip
->hardware
& WSS_HW_AD1848_MASK
))
1325 chip
->image
[CS4231_MISC_INFO
] = CS4231_MODE2
;
1326 switch (chip
->hardware
) {
1327 case WSS_HW_INTERWAVE
:
1328 chip
->image
[CS4231_MISC_INFO
] = CS4231_IW_MODE3
;
1331 case WSS_HW_CS4236B
:
1332 case WSS_HW_CS4237B
:
1333 case WSS_HW_CS4238B
:
1335 if (hw
== WSS_HW_DETECT3
)
1336 chip
->image
[CS4231_MISC_INFO
] = CS4231_4236_MODE3
;
1338 chip
->hardware
= WSS_HW_CS4236
;
1342 chip
->image
[CS4231_IFACE_CTRL
] =
1343 (chip
->image
[CS4231_IFACE_CTRL
] & ~CS4231_SINGLE_DMA
) |
1344 (chip
->single_dma
? CS4231_SINGLE_DMA
: 0);
1345 if (chip
->hardware
!= WSS_HW_OPTI93X
) {
1346 chip
->image
[CS4231_ALT_FEATURE_1
] = 0x80;
1347 chip
->image
[CS4231_ALT_FEATURE_2
] =
1348 chip
->hardware
== WSS_HW_INTERWAVE
? 0xc2 : 0x01;
1350 /* enable fine grained frequency selection */
1351 if (chip
->hardware
== WSS_HW_AD1845
)
1352 chip
->image
[AD1845_PWR_DOWN
] = 8;
1354 ptr
= (unsigned char *) &chip
->image
;
1355 regnum
= (chip
->hardware
& WSS_HW_AD1848_MASK
) ? 16 : 32;
1356 snd_wss_mce_down(chip
);
1357 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1358 for (i
= 0; i
< regnum
; i
++) /* ok.. fill all registers */
1359 snd_wss_out(chip
, i
, *ptr
++);
1360 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1361 snd_wss_mce_up(chip
);
1362 snd_wss_mce_down(chip
);
1366 /* ok.. try check hardware version for CS4236+ chips */
1367 if ((hw
& WSS_HW_TYPE_MASK
) == WSS_HW_DETECT
) {
1368 if (chip
->hardware
== WSS_HW_CS4236B
) {
1369 rev
= snd_cs4236_ext_in(chip
, CS4236_VERSION
);
1370 snd_cs4236_ext_out(chip
, CS4236_VERSION
, 0xff);
1371 id
= snd_cs4236_ext_in(chip
, CS4236_VERSION
);
1372 snd_cs4236_ext_out(chip
, CS4236_VERSION
, rev
);
1373 snd_printdd("CS4231: ext version; rev = 0x%x, id = 0x%x\n", rev
, id
);
1374 if ((id
& 0x1f) == 0x1d) { /* CS4235 */
1375 chip
->hardware
= WSS_HW_CS4235
;
1382 snd_printk(KERN_WARNING
1383 "unknown CS4235 chip "
1384 "(enhanced version = 0x%x)\n",
1387 } else if ((id
& 0x1f) == 0x0b) { /* CS4236/B */
1393 chip
->hardware
= WSS_HW_CS4236B
;
1396 snd_printk(KERN_WARNING
1397 "unknown CS4236 chip "
1398 "(enhanced version = 0x%x)\n",
1401 } else if ((id
& 0x1f) == 0x08) { /* CS4237B */
1402 chip
->hardware
= WSS_HW_CS4237B
;
1410 snd_printk(KERN_WARNING
1411 "unknown CS4237B chip "
1412 "(enhanced version = 0x%x)\n",
1415 } else if ((id
& 0x1f) == 0x09) { /* CS4238B */
1416 chip
->hardware
= WSS_HW_CS4238B
;
1423 snd_printk(KERN_WARNING
1424 "unknown CS4238B chip "
1425 "(enhanced version = 0x%x)\n",
1428 } else if ((id
& 0x1f) == 0x1e) { /* CS4239 */
1429 chip
->hardware
= WSS_HW_CS4239
;
1436 snd_printk(KERN_WARNING
1437 "unknown CS4239 chip "
1438 "(enhanced version = 0x%x)\n",
1442 snd_printk(KERN_WARNING
1443 "unknown CS4236/CS423xB chip "
1444 "(enhanced version = 0x%x)\n", id
);
1448 return 0; /* all things are ok.. */
1455 static const struct snd_pcm_hardware snd_wss_playback
=
1457 .info
= (SNDRV_PCM_INFO_MMAP
| SNDRV_PCM_INFO_INTERLEAVED
|
1458 SNDRV_PCM_INFO_MMAP_VALID
|
1459 SNDRV_PCM_INFO_SYNC_START
),
1460 .formats
= (SNDRV_PCM_FMTBIT_MU_LAW
| SNDRV_PCM_FMTBIT_A_LAW
| SNDRV_PCM_FMTBIT_IMA_ADPCM
|
1461 SNDRV_PCM_FMTBIT_U8
| SNDRV_PCM_FMTBIT_S16_LE
| SNDRV_PCM_FMTBIT_S16_BE
),
1462 .rates
= SNDRV_PCM_RATE_KNOT
| SNDRV_PCM_RATE_8000_48000
,
1467 .buffer_bytes_max
= (128*1024),
1468 .period_bytes_min
= 64,
1469 .period_bytes_max
= (128*1024),
1471 .periods_max
= 1024,
1475 static const struct snd_pcm_hardware snd_wss_capture
=
1477 .info
= (SNDRV_PCM_INFO_MMAP
| SNDRV_PCM_INFO_INTERLEAVED
|
1478 SNDRV_PCM_INFO_MMAP_VALID
|
1479 SNDRV_PCM_INFO_RESUME
|
1480 SNDRV_PCM_INFO_SYNC_START
),
1481 .formats
= (SNDRV_PCM_FMTBIT_MU_LAW
| SNDRV_PCM_FMTBIT_A_LAW
| SNDRV_PCM_FMTBIT_IMA_ADPCM
|
1482 SNDRV_PCM_FMTBIT_U8
| SNDRV_PCM_FMTBIT_S16_LE
| SNDRV_PCM_FMTBIT_S16_BE
),
1483 .rates
= SNDRV_PCM_RATE_KNOT
| SNDRV_PCM_RATE_8000_48000
,
1488 .buffer_bytes_max
= (128*1024),
1489 .period_bytes_min
= 64,
1490 .period_bytes_max
= (128*1024),
1492 .periods_max
= 1024,
1500 static int snd_wss_playback_open(struct snd_pcm_substream
*substream
)
1502 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1503 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
1506 runtime
->hw
= snd_wss_playback
;
1508 /* hardware limitation of older chipsets */
1509 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
1510 runtime
->hw
.formats
&= ~(SNDRV_PCM_FMTBIT_IMA_ADPCM
|
1511 SNDRV_PCM_FMTBIT_S16_BE
);
1513 /* hardware bug in InterWave chipset */
1514 if (chip
->hardware
== WSS_HW_INTERWAVE
&& chip
->dma1
> 3)
1515 runtime
->hw
.formats
&= ~SNDRV_PCM_FMTBIT_MU_LAW
;
1517 /* hardware limitation of cheap chips */
1518 if (chip
->hardware
== WSS_HW_CS4235
||
1519 chip
->hardware
== WSS_HW_CS4239
)
1520 runtime
->hw
.formats
= SNDRV_PCM_FMTBIT_U8
| SNDRV_PCM_FMTBIT_S16_LE
;
1522 snd_pcm_limit_isa_dma_size(chip
->dma1
, &runtime
->hw
.buffer_bytes_max
);
1523 snd_pcm_limit_isa_dma_size(chip
->dma1
, &runtime
->hw
.period_bytes_max
);
1525 if (chip
->claim_dma
) {
1526 if ((err
= chip
->claim_dma(chip
, chip
->dma_private_data
, chip
->dma1
)) < 0)
1530 err
= snd_wss_open(chip
, WSS_MODE_PLAY
);
1532 if (chip
->release_dma
)
1533 chip
->release_dma(chip
, chip
->dma_private_data
, chip
->dma1
);
1536 chip
->playback_substream
= substream
;
1537 snd_pcm_set_sync(substream
);
1538 chip
->rate_constraint(runtime
);
1542 static int snd_wss_capture_open(struct snd_pcm_substream
*substream
)
1544 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1545 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
1548 runtime
->hw
= snd_wss_capture
;
1550 /* hardware limitation of older chipsets */
1551 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
1552 runtime
->hw
.formats
&= ~(SNDRV_PCM_FMTBIT_IMA_ADPCM
|
1553 SNDRV_PCM_FMTBIT_S16_BE
);
1555 /* hardware limitation of cheap chips */
1556 if (chip
->hardware
== WSS_HW_CS4235
||
1557 chip
->hardware
== WSS_HW_CS4239
||
1558 chip
->hardware
== WSS_HW_OPTI93X
)
1559 runtime
->hw
.formats
= SNDRV_PCM_FMTBIT_U8
|
1560 SNDRV_PCM_FMTBIT_S16_LE
;
1562 snd_pcm_limit_isa_dma_size(chip
->dma2
, &runtime
->hw
.buffer_bytes_max
);
1563 snd_pcm_limit_isa_dma_size(chip
->dma2
, &runtime
->hw
.period_bytes_max
);
1565 if (chip
->claim_dma
) {
1566 if ((err
= chip
->claim_dma(chip
, chip
->dma_private_data
, chip
->dma2
)) < 0)
1570 err
= snd_wss_open(chip
, WSS_MODE_RECORD
);
1572 if (chip
->release_dma
)
1573 chip
->release_dma(chip
, chip
->dma_private_data
, chip
->dma2
);
1576 chip
->capture_substream
= substream
;
1577 snd_pcm_set_sync(substream
);
1578 chip
->rate_constraint(runtime
);
1582 static int snd_wss_playback_close(struct snd_pcm_substream
*substream
)
1584 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1586 chip
->playback_substream
= NULL
;
1587 snd_wss_close(chip
, WSS_MODE_PLAY
);
1591 static int snd_wss_capture_close(struct snd_pcm_substream
*substream
)
1593 struct snd_wss
*chip
= snd_pcm_substream_chip(substream
);
1595 chip
->capture_substream
= NULL
;
1596 snd_wss_close(chip
, WSS_MODE_RECORD
);
1600 static void snd_wss_thinkpad_twiddle(struct snd_wss
*chip
, int on
)
1604 if (!chip
->thinkpad_flag
)
1607 outb(0x1c, AD1848_THINKPAD_CTL_PORT1
);
1608 tmp
= inb(AD1848_THINKPAD_CTL_PORT2
);
1612 tmp
|= AD1848_THINKPAD_CS4248_ENABLE_BIT
;
1615 tmp
&= ~AD1848_THINKPAD_CS4248_ENABLE_BIT
;
1617 outb(tmp
, AD1848_THINKPAD_CTL_PORT2
);
1622 /* lowlevel suspend callback for CS4231 */
1623 static void snd_wss_suspend(struct snd_wss
*chip
)
1626 unsigned long flags
;
1628 snd_pcm_suspend_all(chip
->pcm
);
1629 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1630 for (reg
= 0; reg
< 32; reg
++)
1631 chip
->image
[reg
] = snd_wss_in(chip
, reg
);
1632 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1633 if (chip
->thinkpad_flag
)
1634 snd_wss_thinkpad_twiddle(chip
, 0);
1637 /* lowlevel resume callback for CS4231 */
1638 static void snd_wss_resume(struct snd_wss
*chip
)
1641 unsigned long flags
;
1644 if (chip
->thinkpad_flag
)
1645 snd_wss_thinkpad_twiddle(chip
, 1);
1646 snd_wss_mce_up(chip
);
1647 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1648 for (reg
= 0; reg
< 32; reg
++) {
1650 case CS4231_VERSION
:
1653 snd_wss_out(chip
, reg
, chip
->image
[reg
]);
1657 /* Yamaha needs this to resume properly */
1658 if (chip
->hardware
== WSS_HW_OPL3SA2
)
1659 snd_wss_out(chip
, CS4231_PLAYBK_FORMAT
,
1660 chip
->image
[CS4231_PLAYBK_FORMAT
]);
1661 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1663 snd_wss_mce_down(chip
);
1665 /* The following is a workaround to avoid freeze after resume on TP600E.
1666 This is the first half of copy of snd_wss_mce_down(), but doesn't
1667 include rescheduling. -- iwai
1669 snd_wss_busy_wait(chip
);
1670 spin_lock_irqsave(&chip
->reg_lock
, flags
);
1671 chip
->mce_bit
&= ~CS4231_MCE
;
1672 timeout
= wss_inb(chip
, CS4231P(REGSEL
));
1673 wss_outb(chip
, CS4231P(REGSEL
), chip
->mce_bit
| (timeout
& 0x1f));
1674 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
1675 if (timeout
== 0x80)
1676 snd_printk(KERN_ERR
"down [0x%lx]: serious init problem "
1677 "- codec still busy\n", chip
->port
);
1678 if ((timeout
& CS4231_MCE
) == 0 ||
1679 !(chip
->hardware
& (WSS_HW_CS4231_MASK
| WSS_HW_CS4232_MASK
))) {
1682 snd_wss_busy_wait(chip
);
1685 #endif /* CONFIG_PM */
1687 static int snd_wss_free(struct snd_wss
*chip
)
1689 release_and_free_resource(chip
->res_port
);
1690 release_and_free_resource(chip
->res_cport
);
1691 if (chip
->irq
>= 0) {
1692 disable_irq(chip
->irq
);
1693 if (!(chip
->hwshare
& WSS_HWSHARE_IRQ
))
1694 free_irq(chip
->irq
, (void *) chip
);
1696 if (!(chip
->hwshare
& WSS_HWSHARE_DMA1
) && chip
->dma1
>= 0) {
1697 snd_dma_disable(chip
->dma1
);
1698 free_dma(chip
->dma1
);
1700 if (!(chip
->hwshare
& WSS_HWSHARE_DMA2
) &&
1701 chip
->dma2
>= 0 && chip
->dma2
!= chip
->dma1
) {
1702 snd_dma_disable(chip
->dma2
);
1703 free_dma(chip
->dma2
);
1706 snd_device_free(chip
->card
, chip
->timer
);
1711 static int snd_wss_dev_free(struct snd_device
*device
)
1713 struct snd_wss
*chip
= device
->device_data
;
1714 return snd_wss_free(chip
);
1717 const char *snd_wss_chip_id(struct snd_wss
*chip
)
1719 switch (chip
->hardware
) {
1722 case WSS_HW_CS4231A
:
1726 case WSS_HW_CS4232A
:
1732 case WSS_HW_CS4236B
:
1734 case WSS_HW_CS4237B
:
1736 case WSS_HW_CS4238B
:
1740 case WSS_HW_INTERWAVE
:
1741 return "AMD InterWave";
1742 case WSS_HW_OPL3SA2
:
1743 return chip
->card
->shortname
;
1746 case WSS_HW_OPTI93X
:
1754 case WSS_HW_CMI8330
:
1755 return "CMI8330/C3D";
1760 EXPORT_SYMBOL(snd_wss_chip_id
);
1762 static int snd_wss_new(struct snd_card
*card
,
1763 unsigned short hardware
,
1764 unsigned short hwshare
,
1765 struct snd_wss
**rchip
)
1767 struct snd_wss
*chip
;
1770 chip
= kzalloc(sizeof(*chip
), GFP_KERNEL
);
1773 chip
->hardware
= hardware
;
1774 chip
->hwshare
= hwshare
;
1776 spin_lock_init(&chip
->reg_lock
);
1777 mutex_init(&chip
->mce_mutex
);
1778 mutex_init(&chip
->open_mutex
);
1780 chip
->rate_constraint
= snd_wss_xrate
;
1781 chip
->set_playback_format
= snd_wss_playback_format
;
1782 chip
->set_capture_format
= snd_wss_capture_format
;
1783 if (chip
->hardware
== WSS_HW_OPTI93X
)
1784 memcpy(&chip
->image
, &snd_opti93x_original_image
,
1785 sizeof(snd_opti93x_original_image
));
1787 memcpy(&chip
->image
, &snd_wss_original_image
,
1788 sizeof(snd_wss_original_image
));
1789 if (chip
->hardware
& WSS_HW_AD1848_MASK
) {
1790 chip
->image
[CS4231_PIN_CTRL
] = 0;
1791 chip
->image
[CS4231_TEST_INIT
] = 0;
1798 int snd_wss_create(struct snd_card
*card
,
1800 unsigned long cport
,
1801 int irq
, int dma1
, int dma2
,
1802 unsigned short hardware
,
1803 unsigned short hwshare
,
1804 struct snd_wss
**rchip
)
1806 static struct snd_device_ops ops
= {
1807 .dev_free
= snd_wss_dev_free
,
1809 struct snd_wss
*chip
;
1812 err
= snd_wss_new(card
, hardware
, hwshare
, &chip
);
1820 chip
->res_port
= request_region(port
, 4, "WSS");
1821 if (!chip
->res_port
) {
1822 snd_printk(KERN_ERR
"wss: can't grab port 0x%lx\n", port
);
1827 if ((long)cport
>= 0) {
1828 chip
->res_cport
= request_region(cport
, 8, "CS4232 Control");
1829 if (!chip
->res_cport
) {
1831 "wss: can't grab control port 0x%lx\n", cport
);
1836 chip
->cport
= cport
;
1837 if (!(hwshare
& WSS_HWSHARE_IRQ
))
1838 if (request_irq(irq
, snd_wss_interrupt
, 0,
1839 "WSS", (void *) chip
)) {
1840 snd_printk(KERN_ERR
"wss: can't grab IRQ %d\n", irq
);
1845 if (!(hwshare
& WSS_HWSHARE_DMA1
) && request_dma(dma1
, "WSS - 1")) {
1846 snd_printk(KERN_ERR
"wss: can't grab DMA1 %d\n", dma1
);
1851 if (!(hwshare
& WSS_HWSHARE_DMA2
) && dma1
!= dma2
&&
1852 dma2
>= 0 && request_dma(dma2
, "WSS - 2")) {
1853 snd_printk(KERN_ERR
"wss: can't grab DMA2 %d\n", dma2
);
1857 if (dma1
== dma2
|| dma2
< 0) {
1858 chip
->single_dma
= 1;
1859 chip
->dma2
= chip
->dma1
;
1863 if (hardware
== WSS_HW_THINKPAD
) {
1864 chip
->thinkpad_flag
= 1;
1865 chip
->hardware
= WSS_HW_DETECT
; /* reset */
1866 snd_wss_thinkpad_twiddle(chip
, 1);
1870 if (snd_wss_probe(chip
) < 0) {
1877 if (chip
->hardware
& WSS_HW_CS4232_MASK
) {
1878 if (chip
->res_cport
== NULL
)
1879 snd_printk(KERN_ERR
"CS4232 control port features are "
1880 "not accessible\n");
1884 /* Register device */
1885 err
= snd_device_new(card
, SNDRV_DEV_LOWLEVEL
, chip
, &ops
);
1892 /* Power Management */
1893 chip
->suspend
= snd_wss_suspend
;
1894 chip
->resume
= snd_wss_resume
;
1900 EXPORT_SYMBOL(snd_wss_create
);
1902 static const struct snd_pcm_ops snd_wss_playback_ops
= {
1903 .open
= snd_wss_playback_open
,
1904 .close
= snd_wss_playback_close
,
1905 .ioctl
= snd_pcm_lib_ioctl
,
1906 .hw_params
= snd_wss_playback_hw_params
,
1907 .hw_free
= snd_wss_playback_hw_free
,
1908 .prepare
= snd_wss_playback_prepare
,
1909 .trigger
= snd_wss_trigger
,
1910 .pointer
= snd_wss_playback_pointer
,
1913 static const struct snd_pcm_ops snd_wss_capture_ops
= {
1914 .open
= snd_wss_capture_open
,
1915 .close
= snd_wss_capture_close
,
1916 .ioctl
= snd_pcm_lib_ioctl
,
1917 .hw_params
= snd_wss_capture_hw_params
,
1918 .hw_free
= snd_wss_capture_hw_free
,
1919 .prepare
= snd_wss_capture_prepare
,
1920 .trigger
= snd_wss_trigger
,
1921 .pointer
= snd_wss_capture_pointer
,
1924 int snd_wss_pcm(struct snd_wss
*chip
, int device
)
1926 struct snd_pcm
*pcm
;
1929 err
= snd_pcm_new(chip
->card
, "WSS", device
, 1, 1, &pcm
);
1933 snd_pcm_set_ops(pcm
, SNDRV_PCM_STREAM_PLAYBACK
, &snd_wss_playback_ops
);
1934 snd_pcm_set_ops(pcm
, SNDRV_PCM_STREAM_CAPTURE
, &snd_wss_capture_ops
);
1937 pcm
->private_data
= chip
;
1938 pcm
->info_flags
= 0;
1939 if (chip
->single_dma
)
1940 pcm
->info_flags
|= SNDRV_PCM_INFO_HALF_DUPLEX
;
1941 if (chip
->hardware
!= WSS_HW_INTERWAVE
)
1942 pcm
->info_flags
|= SNDRV_PCM_INFO_JOINT_DUPLEX
;
1943 strcpy(pcm
->name
, snd_wss_chip_id(chip
));
1945 snd_pcm_lib_preallocate_pages_for_all(pcm
, SNDRV_DMA_TYPE_DEV
,
1947 64*1024, chip
->dma1
> 3 || chip
->dma2
> 3 ? 128*1024 : 64*1024);
1952 EXPORT_SYMBOL(snd_wss_pcm
);
1954 static void snd_wss_timer_free(struct snd_timer
*timer
)
1956 struct snd_wss
*chip
= timer
->private_data
;
1960 int snd_wss_timer(struct snd_wss
*chip
, int device
)
1962 struct snd_timer
*timer
;
1963 struct snd_timer_id tid
;
1966 /* Timer initialization */
1967 tid
.dev_class
= SNDRV_TIMER_CLASS_CARD
;
1968 tid
.dev_sclass
= SNDRV_TIMER_SCLASS_NONE
;
1969 tid
.card
= chip
->card
->number
;
1970 tid
.device
= device
;
1972 if ((err
= snd_timer_new(chip
->card
, "CS4231", &tid
, &timer
)) < 0)
1974 strcpy(timer
->name
, snd_wss_chip_id(chip
));
1975 timer
->private_data
= chip
;
1976 timer
->private_free
= snd_wss_timer_free
;
1977 timer
->hw
= snd_wss_timer_table
;
1978 chip
->timer
= timer
;
1981 EXPORT_SYMBOL(snd_wss_timer
);
1987 static int snd_wss_info_mux(struct snd_kcontrol
*kcontrol
,
1988 struct snd_ctl_elem_info
*uinfo
)
1990 static const char * const texts
[4] = {
1991 "Line", "Aux", "Mic", "Mix"
1993 static const char * const opl3sa_texts
[4] = {
1994 "Line", "CD", "Mic", "Mix"
1996 static const char * const gusmax_texts
[4] = {
1997 "Line", "Synth", "Mic", "Mix"
1999 const char * const *ptexts
= texts
;
2000 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2002 if (snd_BUG_ON(!chip
->card
))
2004 if (!strcmp(chip
->card
->driver
, "GUS MAX"))
2005 ptexts
= gusmax_texts
;
2006 switch (chip
->hardware
) {
2007 case WSS_HW_INTERWAVE
:
2008 ptexts
= gusmax_texts
;
2010 case WSS_HW_OPTI93X
:
2011 case WSS_HW_OPL3SA2
:
2012 ptexts
= opl3sa_texts
;
2015 return snd_ctl_enum_info(uinfo
, 2, 4, ptexts
);
2018 static int snd_wss_get_mux(struct snd_kcontrol
*kcontrol
,
2019 struct snd_ctl_elem_value
*ucontrol
)
2021 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2022 unsigned long flags
;
2024 spin_lock_irqsave(&chip
->reg_lock
, flags
);
2025 ucontrol
->value
.enumerated
.item
[0] = (chip
->image
[CS4231_LEFT_INPUT
] & CS4231_MIXS_ALL
) >> 6;
2026 ucontrol
->value
.enumerated
.item
[1] = (chip
->image
[CS4231_RIGHT_INPUT
] & CS4231_MIXS_ALL
) >> 6;
2027 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
2031 static int snd_wss_put_mux(struct snd_kcontrol
*kcontrol
,
2032 struct snd_ctl_elem_value
*ucontrol
)
2034 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2035 unsigned long flags
;
2036 unsigned short left
, right
;
2039 if (ucontrol
->value
.enumerated
.item
[0] > 3 ||
2040 ucontrol
->value
.enumerated
.item
[1] > 3)
2042 left
= ucontrol
->value
.enumerated
.item
[0] << 6;
2043 right
= ucontrol
->value
.enumerated
.item
[1] << 6;
2044 spin_lock_irqsave(&chip
->reg_lock
, flags
);
2045 left
= (chip
->image
[CS4231_LEFT_INPUT
] & ~CS4231_MIXS_ALL
) | left
;
2046 right
= (chip
->image
[CS4231_RIGHT_INPUT
] & ~CS4231_MIXS_ALL
) | right
;
2047 change
= left
!= chip
->image
[CS4231_LEFT_INPUT
] ||
2048 right
!= chip
->image
[CS4231_RIGHT_INPUT
];
2049 snd_wss_out(chip
, CS4231_LEFT_INPUT
, left
);
2050 snd_wss_out(chip
, CS4231_RIGHT_INPUT
, right
);
2051 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
2055 int snd_wss_info_single(struct snd_kcontrol
*kcontrol
,
2056 struct snd_ctl_elem_info
*uinfo
)
2058 int mask
= (kcontrol
->private_value
>> 16) & 0xff;
2060 uinfo
->type
= mask
== 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN
: SNDRV_CTL_ELEM_TYPE_INTEGER
;
2062 uinfo
->value
.integer
.min
= 0;
2063 uinfo
->value
.integer
.max
= mask
;
2066 EXPORT_SYMBOL(snd_wss_info_single
);
2068 int snd_wss_get_single(struct snd_kcontrol
*kcontrol
,
2069 struct snd_ctl_elem_value
*ucontrol
)
2071 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2072 unsigned long flags
;
2073 int reg
= kcontrol
->private_value
& 0xff;
2074 int shift
= (kcontrol
->private_value
>> 8) & 0xff;
2075 int mask
= (kcontrol
->private_value
>> 16) & 0xff;
2076 int invert
= (kcontrol
->private_value
>> 24) & 0xff;
2078 spin_lock_irqsave(&chip
->reg_lock
, flags
);
2079 ucontrol
->value
.integer
.value
[0] = (chip
->image
[reg
] >> shift
) & mask
;
2080 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
2082 ucontrol
->value
.integer
.value
[0] = mask
- ucontrol
->value
.integer
.value
[0];
2085 EXPORT_SYMBOL(snd_wss_get_single
);
2087 int snd_wss_put_single(struct snd_kcontrol
*kcontrol
,
2088 struct snd_ctl_elem_value
*ucontrol
)
2090 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2091 unsigned long flags
;
2092 int reg
= kcontrol
->private_value
& 0xff;
2093 int shift
= (kcontrol
->private_value
>> 8) & 0xff;
2094 int mask
= (kcontrol
->private_value
>> 16) & 0xff;
2095 int invert
= (kcontrol
->private_value
>> 24) & 0xff;
2099 val
= (ucontrol
->value
.integer
.value
[0] & mask
);
2103 spin_lock_irqsave(&chip
->reg_lock
, flags
);
2104 val
= (chip
->image
[reg
] & ~(mask
<< shift
)) | val
;
2105 change
= val
!= chip
->image
[reg
];
2106 snd_wss_out(chip
, reg
, val
);
2107 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
2110 EXPORT_SYMBOL(snd_wss_put_single
);
2112 int snd_wss_info_double(struct snd_kcontrol
*kcontrol
,
2113 struct snd_ctl_elem_info
*uinfo
)
2115 int mask
= (kcontrol
->private_value
>> 24) & 0xff;
2117 uinfo
->type
= mask
== 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN
: SNDRV_CTL_ELEM_TYPE_INTEGER
;
2119 uinfo
->value
.integer
.min
= 0;
2120 uinfo
->value
.integer
.max
= mask
;
2123 EXPORT_SYMBOL(snd_wss_info_double
);
2125 int snd_wss_get_double(struct snd_kcontrol
*kcontrol
,
2126 struct snd_ctl_elem_value
*ucontrol
)
2128 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2129 unsigned long flags
;
2130 int left_reg
= kcontrol
->private_value
& 0xff;
2131 int right_reg
= (kcontrol
->private_value
>> 8) & 0xff;
2132 int shift_left
= (kcontrol
->private_value
>> 16) & 0x07;
2133 int shift_right
= (kcontrol
->private_value
>> 19) & 0x07;
2134 int mask
= (kcontrol
->private_value
>> 24) & 0xff;
2135 int invert
= (kcontrol
->private_value
>> 22) & 1;
2137 spin_lock_irqsave(&chip
->reg_lock
, flags
);
2138 ucontrol
->value
.integer
.value
[0] = (chip
->image
[left_reg
] >> shift_left
) & mask
;
2139 ucontrol
->value
.integer
.value
[1] = (chip
->image
[right_reg
] >> shift_right
) & mask
;
2140 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
2142 ucontrol
->value
.integer
.value
[0] = mask
- ucontrol
->value
.integer
.value
[0];
2143 ucontrol
->value
.integer
.value
[1] = mask
- ucontrol
->value
.integer
.value
[1];
2147 EXPORT_SYMBOL(snd_wss_get_double
);
2149 int snd_wss_put_double(struct snd_kcontrol
*kcontrol
,
2150 struct snd_ctl_elem_value
*ucontrol
)
2152 struct snd_wss
*chip
= snd_kcontrol_chip(kcontrol
);
2153 unsigned long flags
;
2154 int left_reg
= kcontrol
->private_value
& 0xff;
2155 int right_reg
= (kcontrol
->private_value
>> 8) & 0xff;
2156 int shift_left
= (kcontrol
->private_value
>> 16) & 0x07;
2157 int shift_right
= (kcontrol
->private_value
>> 19) & 0x07;
2158 int mask
= (kcontrol
->private_value
>> 24) & 0xff;
2159 int invert
= (kcontrol
->private_value
>> 22) & 1;
2161 unsigned short val1
, val2
;
2163 val1
= ucontrol
->value
.integer
.value
[0] & mask
;
2164 val2
= ucontrol
->value
.integer
.value
[1] & mask
;
2169 val1
<<= shift_left
;
2170 val2
<<= shift_right
;
2171 spin_lock_irqsave(&chip
->reg_lock
, flags
);
2172 if (left_reg
!= right_reg
) {
2173 val1
= (chip
->image
[left_reg
] & ~(mask
<< shift_left
)) | val1
;
2174 val2
= (chip
->image
[right_reg
] & ~(mask
<< shift_right
)) | val2
;
2175 change
= val1
!= chip
->image
[left_reg
] ||
2176 val2
!= chip
->image
[right_reg
];
2177 snd_wss_out(chip
, left_reg
, val1
);
2178 snd_wss_out(chip
, right_reg
, val2
);
2180 mask
= (mask
<< shift_left
) | (mask
<< shift_right
);
2181 val1
= (chip
->image
[left_reg
] & ~mask
) | val1
| val2
;
2182 change
= val1
!= chip
->image
[left_reg
];
2183 snd_wss_out(chip
, left_reg
, val1
);
2185 spin_unlock_irqrestore(&chip
->reg_lock
, flags
);
2188 EXPORT_SYMBOL(snd_wss_put_double
);
2190 static const DECLARE_TLV_DB_SCALE(db_scale_6bit
, -9450, 150, 0);
2191 static const DECLARE_TLV_DB_SCALE(db_scale_5bit_12db_max
, -3450, 150, 0);
2192 static const DECLARE_TLV_DB_SCALE(db_scale_rec_gain
, 0, 150, 0);
2193 static const DECLARE_TLV_DB_SCALE(db_scale_4bit
, -4500, 300, 0);
2195 static struct snd_kcontrol_new snd_wss_controls
[] = {
2196 WSS_DOUBLE("PCM Playback Switch", 0,
2197 CS4231_LEFT_OUTPUT
, CS4231_RIGHT_OUTPUT
, 7, 7, 1, 1),
2198 WSS_DOUBLE_TLV("PCM Playback Volume", 0,
2199 CS4231_LEFT_OUTPUT
, CS4231_RIGHT_OUTPUT
, 0, 0, 63, 1,
2201 WSS_DOUBLE("Aux Playback Switch", 0,
2202 CS4231_AUX1_LEFT_INPUT
, CS4231_AUX1_RIGHT_INPUT
, 7, 7, 1, 1),
2203 WSS_DOUBLE_TLV("Aux Playback Volume", 0,
2204 CS4231_AUX1_LEFT_INPUT
, CS4231_AUX1_RIGHT_INPUT
, 0, 0, 31, 1,
2205 db_scale_5bit_12db_max
),
2206 WSS_DOUBLE("Aux Playback Switch", 1,
2207 CS4231_AUX2_LEFT_INPUT
, CS4231_AUX2_RIGHT_INPUT
, 7, 7, 1, 1),
2208 WSS_DOUBLE_TLV("Aux Playback Volume", 1,
2209 CS4231_AUX2_LEFT_INPUT
, CS4231_AUX2_RIGHT_INPUT
, 0, 0, 31, 1,
2210 db_scale_5bit_12db_max
),
2211 WSS_DOUBLE_TLV("Capture Volume", 0, CS4231_LEFT_INPUT
, CS4231_RIGHT_INPUT
,
2212 0, 0, 15, 0, db_scale_rec_gain
),
2214 .iface
= SNDRV_CTL_ELEM_IFACE_MIXER
,
2215 .name
= "Capture Source",
2216 .info
= snd_wss_info_mux
,
2217 .get
= snd_wss_get_mux
,
2218 .put
= snd_wss_put_mux
,
2220 WSS_DOUBLE("Mic Boost (+20dB)", 0,
2221 CS4231_LEFT_INPUT
, CS4231_RIGHT_INPUT
, 5, 5, 1, 0),
2222 WSS_SINGLE("Loopback Capture Switch", 0,
2223 CS4231_LOOPBACK
, 0, 1, 0),
2224 WSS_SINGLE_TLV("Loopback Capture Volume", 0, CS4231_LOOPBACK
, 2, 63, 1,
2226 WSS_DOUBLE("Line Playback Switch", 0,
2227 CS4231_LEFT_LINE_IN
, CS4231_RIGHT_LINE_IN
, 7, 7, 1, 1),
2228 WSS_DOUBLE_TLV("Line Playback Volume", 0,
2229 CS4231_LEFT_LINE_IN
, CS4231_RIGHT_LINE_IN
, 0, 0, 31, 1,
2230 db_scale_5bit_12db_max
),
2231 WSS_SINGLE("Beep Playback Switch", 0,
2232 CS4231_MONO_CTRL
, 7, 1, 1),
2233 WSS_SINGLE_TLV("Beep Playback Volume", 0,
2234 CS4231_MONO_CTRL
, 0, 15, 1,
2236 WSS_SINGLE("Mono Output Playback Switch", 0,
2237 CS4231_MONO_CTRL
, 6, 1, 1),
2238 WSS_SINGLE("Beep Bypass Playback Switch", 0,
2239 CS4231_MONO_CTRL
, 5, 1, 0),
2242 int snd_wss_mixer(struct snd_wss
*chip
)
2244 struct snd_card
*card
;
2247 int count
= ARRAY_SIZE(snd_wss_controls
);
2249 if (snd_BUG_ON(!chip
|| !chip
->pcm
))
2254 strcpy(card
->mixername
, chip
->pcm
->name
);
2256 /* Use only the first 11 entries on AD1848 */
2257 if (chip
->hardware
& WSS_HW_AD1848_MASK
)
2259 /* There is no loopback on OPTI93X */
2260 else if (chip
->hardware
== WSS_HW_OPTI93X
)
2263 for (idx
= 0; idx
< count
; idx
++) {
2264 err
= snd_ctl_add(card
,
2265 snd_ctl_new1(&snd_wss_controls
[idx
],
2272 EXPORT_SYMBOL(snd_wss_mixer
);
2274 const struct snd_pcm_ops
*snd_wss_get_pcm_ops(int direction
)
2276 return direction
== SNDRV_PCM_STREAM_PLAYBACK
?
2277 &snd_wss_playback_ops
: &snd_wss_capture_ops
;
2279 EXPORT_SYMBOL(snd_wss_get_pcm_ops
);
2285 static int __init
alsa_wss_init(void)
2290 static void __exit
alsa_wss_exit(void)
2294 module_init(alsa_wss_init
);
2295 module_exit(alsa_wss_exit
);