| blob | e2030ba16512f52c927e0b53a2fca54b9a613490 |
1 /*
2 * Device Tree file for D-Link DIR-685 Xtreme N Storage Router
3 */
5 /dts-v1/;
7 #include "gemini.dtsi"
8 #include <dt-bindings/input/input.h>
10 / {
11 model = "D-Link DIR-685 Xtreme N Storage Router";
12 compatible = "dlink,dir-685", "cortina,gemini";
13 #address-cells = <1>;
14 #size-cells = <1>;
16 memory@0 {
17 /* 128 MB SDRAM in 2 x Hynix HY5DU121622DTP-D43 */
18 device_type = "memory";
19 reg = <0x00000000 0x8000000>;
20 };
22 chosen {
23 bootargs = "console=ttyS0,19200n8 root=/dev/sda1 rw rootwait consoleblank=300";
24 stdout-path = "uart0:19200n8";
25 };
27 gpio_keys {
28 compatible = "gpio-keys";
30 button-esc {
31 debounce-interval = <100>;
32 wakeup-source;
33 linux,code = <KEY_ESC>;
34 label = "reset";
35 /* Collides with LPC_LAD[0], UART DCD, SSP 97RST */
36 gpios = <&gpio0 8 GPIO_ACTIVE_LOW>;
37 };
38 button-eject {
39 debounce-interval = <100>;
40 wakeup-source;
41 linux,code = <KEY_EJECTCD>;
42 label = "unmount";
43 /* Collides with LPC LFRAME, UART RTS, SSP TXD */
44 gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
45 };
46 };
48 vdisp: regulator {
49 compatible = "regulator-fixed";
50 regulator-name = "display-power";
51 regulator-min-microvolt = <3600000>;
52 regulator-max-microvolt = <3600000>;
53 /* Collides with LCD E */
54 gpio = <&gpio0 16 GPIO_ACTIVE_HIGH>;
55 enable-active-high;
56 };
58 spi {
59 compatible = "spi-gpio";
60 #address-cells = <1>;
61 #size-cells = <0>;
63 /* Collides with IDE pins, that's cool (we do not use them) */
64 gpio-sck = <&gpio1 5 GPIO_ACTIVE_HIGH>;
65 gpio-miso = <&gpio1 8 GPIO_ACTIVE_HIGH>;
66 gpio-mosi = <&gpio1 7 GPIO_ACTIVE_HIGH>;
67 cs-gpios = <&gpio0 20 GPIO_ACTIVE_LOW>;
68 num-chipselects = <1>;
70 panel: display@0 {
71 compatible = "dlink,dir-685-panel", "ilitek,ili9322";
72 reg = <0>;
73 /* 50 ns min period = 20 MHz */
74 spi-max-frequency = <20000000>;
75 vcc-supply = <&vdisp>;
76 iovcc-supply = <&vdisp>;
77 vci-supply = <&vdisp>;
79 port {
80 panel_in: endpoint {
81 remote-endpoint = <&display_out>;
82 };
83 };
84 };
85 };
87 leds {
88 compatible = "gpio-leds";
89 led-wps {
90 label = "dir685:blue:WPS";
91 /* Collides with ICE */
92 gpios = <&gpio0 7 GPIO_ACTIVE_LOW>;
93 default-state = "on";
94 linux,default-trigger = "heartbeat";
95 };
96 /*
97 * These two LEDs are on the side of the device.
98 * For electrical reasons, both LEDs cannot be active
99 * at the same time so only blue or orange can be on at
100 * one time. Enabling both makes the LED go dark.
101 * The LEDs both sit inside the unmount button and the
102 * label on the case says "unmount".
103 */
104 led-blue-hd {
105 label = "dir685:blue:HD";
106 /* Collides with LPC_SERIRQ, UART DTR, SSP FSC pins */
107 gpios = <&gpio0 11 GPIO_ACTIVE_HIGH>;
108 default-state = "off";
109 linux,default-trigger = "disk-read";
110 };
111 led-orange-hd {
112 label = "dir685:orange:HD";
113 /* Collides with LPC_LAD[2], UART DSR, SSP ECLK pins */
114 gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>;
115 default-state = "off";
116 linux,default-trigger = "disk-write";
117 };
118 };
120 /*
121 * This is a Sunon Maglev GM0502PFV2-8 cooling fan @10000 RPM.
122 * Since the platform has no temperature sensor, this is controlled
123 * from userspace by using the hard disks S.M.A.R.T. temperature
124 * sensor. It is turned on when the temperature exceeds 46 degrees
125 * and turned off when the temperatures goes below 41 degrees
126 * (celsius).
127 */
128 gpio-fan {
129 compatible = "gpio-fan";
130 /* Collides with IDE */
131 gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
132 gpio-fan,speed-map = <0 0>, <10000 1>;
133 #cooling-cells = <2>;
134 };
136 /*
137 * The touchpad input is connected to a GPIO bit-banged
138 * I2C bus.
139 */
140 gpio-i2c {
141 compatible = "i2c-gpio";
142 /* Collides with ICE */
143 sda-gpios = <&gpio0 5 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
144 scl-gpios = <&gpio0 6 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
145 #address-cells = <1>;
146 #size-cells = <0>;
148 touchkeys@26 {
149 compatible = "dlink,dir685-touchkeys";
150 reg = <0x26>;
151 interrupt-parent = <&gpio0>;
152 /* Collides with NAND flash */
153 interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
154 };
155 };
157 /* This is a RealTek RTL8366RB switch and PHY using SMI over GPIO */
158 switch {
159 compatible = "realtek,rtl8366rb";
160 /* 22 = MDIO (has input reads), 21 = MDC (clock, output only) */
161 mdc-gpios = <&gpio0 21 GPIO_ACTIVE_HIGH>;
162 mdio-gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>;
163 reset-gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
164 realtek,disable-leds;
166 switch_intc: interrupt-controller {
167 /* GPIO 15 provides the interrupt */
168 interrupt-parent = <&gpio0>;
169 interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
170 interrupt-controller;
171 #address-cells = <0>;
172 #interrupt-cells = <1>;
173 };
175 ports {
176 #address-cells = <1>;
177 #size-cells = <0>;
179 port@0 {
180 reg = <0>;
181 label = "lan0";
182 phy-handle = <&phy0>;
183 };
184 port@1 {
185 reg = <1>;
186 label = "lan1";
187 phy-handle = <&phy1>;
188 };
189 port@2 {
190 reg = <2>;
191 label = "lan2";
192 phy-handle = <&phy2>;
193 };
194 port@3 {
195 reg = <3>;
196 label = "lan3";
197 phy-handle = <&phy3>;
198 };
199 port@4 {
200 reg = <4>;
201 label = "wan";
202 phy-handle = <&phy4>;
203 };
204 rtl8366rb_cpu_port: port@5 {
205 reg = <5>;
206 label = "cpu";
207 ethernet = <&gmac0>;
208 phy-mode = "rgmii";
209 fixed-link {
210 speed = <1000>;
211 full-duplex;
212 pause;
213 };
214 };
216 };
218 mdio {
219 compatible = "realtek,smi-mdio";
220 #address-cells = <1>;
221 #size-cells = <0>;
223 phy0: phy@0 {
224 reg = <0>;
225 interrupt-parent = <&switch_intc>;
226 interrupts = <0>;
227 };
228 phy1: phy@1 {
229 reg = <1>;
230 interrupt-parent = <&switch_intc>;
231 interrupts = <1>;
232 };
233 phy2: phy@2 {
234 reg = <2>;
235 interrupt-parent = <&switch_intc>;
236 interrupts = <2>;
237 };
238 phy3: phy@3 {
239 reg = <3>;
240 interrupt-parent = <&switch_intc>;
241 interrupts = <3>;
242 };
243 phy4: phy@4 {
244 reg = <4>;
245 interrupt-parent = <&switch_intc>;
246 interrupts = <12>;
247 };
248 };
249 };
251 soc {
252 flash@30000000 {
253 /*
254 * Flash access collides with the Chip Enable signal for
255 * the display panel, that reuse the parallel flash Chip
256 * Select 1 (CS1). We switch the pin control state so we
257 * enable these pins for flash access only when we need
258 * then, and when disabled they can be used for GPIO which
259 * is what the display panel needs.
260 */
261 status = "okay";
262 pinctrl-names = "enabled", "disabled";
263 pinctrl-0 = <&pflash_default_pins>;
264 pinctrl-1 = <&pflash_disabled_pins>;
266 /* 32MB of flash */
267 reg = <0x30000000 0x02000000>;
269 partitions {
270 compatible = "fixed-partitions";
271 #address-cells = <1>;
272 #size-cells = <1>;
274 /*
275 * This "RedBoot" is the Storlink derivative.
276 */
277 partition@0 {
278 label = "RedBoot";
279 reg = <0x00000000 0x00040000>;
280 read-only;
281 };
282 /*
283 * This firmware image contains the kernel catenated
284 * with the squashfs root filesystem. For some reason
285 * this is called "upgrade" on the vendor system.
286 */
287 partition@40000 {
288 label = "upgrade";
289 reg = <0x00040000 0x01f40000>;
290 read-only;
291 };
292 /* RGDB, Residental Gateway Database? */
293 partition@1f80000 {
294 label = "rgdb";
295 reg = <0x01f80000 0x00040000>;
296 read-only;
297 };
298 /*
299 * This partition contains MAC addresses for WAN,
300 * WLAN and LAN, and the country code (for wireless
301 * I guess).
302 */
303 partition@1fc0000 {
304 label = "nvram";
305 reg = <0x01fc0000 0x00020000>;
306 read-only;
307 };
308 partition@1fe0000 {
309 label = "LangPack";
310 reg = <0x01fe0000 0x00020000>;
311 read-only;
312 };
313 };
314 };
316 syscon: syscon@40000000 {
317 pinctrl {
318 /*
319 * gpio0bgrp cover line 5, 6 used by TK I2C
320 * gpio0bgrp cover line 7 used by WPS LED
321 * gpio0cgrp cover line 8, 13 used by keys
322 * and 11, 12 used by the HD LEDs
323 * and line 14, 15 used by RTL8366
324 * RESET and phy ready
325 * gpio0egrp cover line 16 used by VDISP
326 * gpio0fgrp cover line 17 used by TK IRQ
327 * gpio0ggrp cover line 20 used by panel CS
328 * gpio0hgrp cover line 21,22 used by RTL8366RB MDIO
329 */
330 gpio0_default_pins: pinctrl-gpio0 {
331 mux {
332 function = "gpio0";
333 groups = "gpio0bgrp",
334 "gpio0cgrp",
335 "gpio0egrp",
336 "gpio0fgrp",
337 "gpio0hgrp";
338 };
339 };
340 /*
341 * gpio1bgrp cover line 5,8,7 used by panel SPI
342 * also line 6 used by the fan
343 *
344 */
345 gpio1_default_pins: pinctrl-gpio1 {
346 mux {
347 function = "gpio1";
348 groups = "gpio1bgrp";
349 };
350 };
351 /*
352 * These GPIO groups will be mapped in over some
353 * of the flash pins when the flash is not in
354 * active use.
355 */
356 pflash_disabled_pins: pinctrl-pflash-disabled {
357 mux {
358 function = "gpio0";
359 groups = "gpio0ggrp", "gpio0igrp", "gpio0jgrp",
360 "gpio0kgrp";
361 };
362 };
363 pinctrl-gmii {
364 mux {
365 function = "gmii";
366 groups = "gmii_gmac0_grp";
367 };
368 conf0 {
369 pins = "V8 GMAC0 RXDV", "T10 GMAC1 RXDV",
370 "Y7 GMAC0 RXC", "Y11 GMAC1 RXC",
371 "T8 GMAC0 TXEN", "W11 GMAC1 TXEN",
372 "U8 GMAC0 TXC", "V11 GMAC1 TXC",
373 "W8 GMAC0 RXD0", "V9 GMAC0 RXD1",
374 "Y8 GMAC0 RXD2", "U9 GMAC0 RXD3",
375 "T7 GMAC0 TXD0", "U6 GMAC0 TXD1",
376 "V7 GMAC0 TXD2", "U7 GMAC0 TXD3",
377 "Y12 GMAC1 RXD0", "V12 GMAC1 RXD1",
378 "T11 GMAC1 RXD2", "W12 GMAC1 RXD3",
379 "U10 GMAC1 TXD0", "Y10 GMAC1 TXD1",
380 "W10 GMAC1 TXD2", "T9 GMAC1 TXD3";
381 skew-delay = <7>;
382 };
383 /* Set up drive strength on GMAC0 to 16 mA */
384 conf1 {
385 groups = "gmii_gmac0_grp";
386 drive-strength = <16>;
387 };
388 };
389 };
390 };
392 sata: sata@46000000 {
393 cortina,gemini-ata-muxmode = <0>;
394 cortina,gemini-enable-sata-bridge;
395 status = "okay";
396 };
398 gpio0: gpio@4d000000 {
399 pinctrl-names = "default";
400 pinctrl-0 = <&gpio0_default_pins>;
401 };
403 gpio1: gpio@4e000000 {
404 pinctrl-names = "default";
405 pinctrl-0 = <&gpio1_default_pins>;
406 };
408 pci@50000000 {
409 status = "okay";
410 interrupt-map-mask = <0xf800 0 0 7>;
411 interrupt-map =
412 <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
413 <0x4800 0 0 2 &pci_intc 1>,
414 <0x4800 0 0 3 &pci_intc 2>,
415 <0x4800 0 0 4 &pci_intc 3>,
416 <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
417 <0x5000 0 0 2 &pci_intc 2>,
418 <0x5000 0 0 3 &pci_intc 3>,
419 <0x5000 0 0 4 &pci_intc 0>,
420 <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
421 <0x5800 0 0 2 &pci_intc 3>,
422 <0x5800 0 0 3 &pci_intc 0>,
423 <0x5800 0 0 4 &pci_intc 1>,
424 <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
425 <0x6000 0 0 2 &pci_intc 0>,
426 <0x6000 0 0 3 &pci_intc 1>,
427 <0x6000 0 0 4 &pci_intc 2>;
428 };
430 ethernet@60000000 {
431 status = "okay";
433 ethernet-port@0 {
434 phy-mode = "rgmii";
435 fixed-link {
436 speed = <1000>;
437 full-duplex;
438 pause;
439 };
440 };
441 ethernet-port@1 {
442 /* Not used in this platform */
443 };
444 };
446 ata@63000000 {
447 status = "okay";
448 };
450 display-controller@6a000000 {
451 status = "okay";
453 port@0 {
454 reg = <0>;
455 display_out: endpoint {
456 remote-endpoint = <&panel_in>;
457 };
458 };
459 };
461 usb@68000000 {
462 status = "okay";
463 };
465 usb@69000000 {
466 status = "okay";
467 };
468 };
469 };