x86: Adjust section placement in AMD northbridge related code
[linux/fpc-iii.git] / arch / x86 / include / asm / acpi.h
blob211ca3f7fd16f07a313fc4333b563888765519a4
1 #ifndef _ASM_X86_ACPI_H
2 #define _ASM_X86_ACPI_H
4 /*
5 * Copyright (C) 2001 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com>
6 * Copyright (C) 2001 Patrick Mochel <mochel@osdl.org>
8 * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
24 * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
26 #include <acpi/pdc_intel.h>
28 #include <asm/numa.h>
29 #include <asm/processor.h>
30 #include <asm/mmu.h>
31 #include <asm/mpspec.h>
33 #define COMPILER_DEPENDENT_INT64 long long
34 #define COMPILER_DEPENDENT_UINT64 unsigned long long
37 * Calling conventions:
39 * ACPI_SYSTEM_XFACE - Interfaces to host OS (handlers, threads)
40 * ACPI_EXTERNAL_XFACE - External ACPI interfaces
41 * ACPI_INTERNAL_XFACE - Internal ACPI interfaces
42 * ACPI_INTERNAL_VAR_XFACE - Internal variable-parameter list interfaces
44 #define ACPI_SYSTEM_XFACE
45 #define ACPI_EXTERNAL_XFACE
46 #define ACPI_INTERNAL_XFACE
47 #define ACPI_INTERNAL_VAR_XFACE
49 /* Asm macros */
51 #define ACPI_ASM_MACROS
52 #define BREAKPOINT3
53 #define ACPI_DISABLE_IRQS() local_irq_disable()
54 #define ACPI_ENABLE_IRQS() local_irq_enable()
55 #define ACPI_FLUSH_CPU_CACHE() wbinvd()
57 int __acpi_acquire_global_lock(unsigned int *lock);
58 int __acpi_release_global_lock(unsigned int *lock);
60 #define ACPI_ACQUIRE_GLOBAL_LOCK(facs, Acq) \
61 ((Acq) = __acpi_acquire_global_lock(&facs->global_lock))
63 #define ACPI_RELEASE_GLOBAL_LOCK(facs, Acq) \
64 ((Acq) = __acpi_release_global_lock(&facs->global_lock))
67 * Math helper asm macros
69 #define ACPI_DIV_64_BY_32(n_hi, n_lo, d32, q32, r32) \
70 asm("divl %2;" \
71 : "=a"(q32), "=d"(r32) \
72 : "r"(d32), \
73 "0"(n_lo), "1"(n_hi))
76 #define ACPI_SHIFT_RIGHT_64(n_hi, n_lo) \
77 asm("shrl $1,%2 ;" \
78 "rcrl $1,%3;" \
79 : "=r"(n_hi), "=r"(n_lo) \
80 : "0"(n_hi), "1"(n_lo))
82 #ifdef CONFIG_ACPI
83 extern int acpi_lapic;
84 extern int acpi_ioapic;
85 extern int acpi_noirq;
86 extern int acpi_strict;
87 extern int acpi_disabled;
88 extern int acpi_pci_disabled;
89 extern int acpi_skip_timer_override;
90 extern int acpi_use_timer_override;
92 extern u8 acpi_sci_flags;
93 extern int acpi_sci_override_gsi;
94 void acpi_pic_sci_set_trigger(unsigned int, u16);
96 extern int (*__acpi_register_gsi)(struct device *dev, u32 gsi,
97 int trigger, int polarity);
99 static inline void disable_acpi(void)
101 acpi_disabled = 1;
102 acpi_pci_disabled = 1;
103 acpi_noirq = 1;
106 extern int acpi_gsi_to_irq(u32 gsi, unsigned int *irq);
108 static inline void acpi_noirq_set(void) { acpi_noirq = 1; }
109 static inline void acpi_disable_pci(void)
111 acpi_pci_disabled = 1;
112 acpi_noirq_set();
115 /* routines for saving/restoring kernel state */
116 extern int acpi_save_state_mem(void);
117 extern void acpi_restore_state_mem(void);
119 extern unsigned long acpi_wakeup_address;
121 /* early initialization routine */
122 extern void acpi_reserve_wakeup_memory(void);
125 * Check if the CPU can handle C2 and deeper
127 static inline unsigned int acpi_processor_cstate_check(unsigned int max_cstate)
130 * Early models (<=5) of AMD Opterons are not supposed to go into
131 * C2 state.
133 * Steppings 0x0A and later are good
135 if (boot_cpu_data.x86 == 0x0F &&
136 boot_cpu_data.x86_vendor == X86_VENDOR_AMD &&
137 boot_cpu_data.x86_model <= 0x05 &&
138 boot_cpu_data.x86_mask < 0x0A)
139 return 1;
140 else if (c1e_detected)
141 return 1;
142 else
143 return max_cstate;
146 static inline bool arch_has_acpi_pdc(void)
148 struct cpuinfo_x86 *c = &cpu_data(0);
149 return (c->x86_vendor == X86_VENDOR_INTEL ||
150 c->x86_vendor == X86_VENDOR_CENTAUR);
153 static inline void arch_acpi_set_pdc_bits(u32 *buf)
155 struct cpuinfo_x86 *c = &cpu_data(0);
157 buf[2] |= ACPI_PDC_C_CAPABILITY_SMP;
159 if (cpu_has(c, X86_FEATURE_EST))
160 buf[2] |= ACPI_PDC_EST_CAPABILITY_SWSMP;
162 if (cpu_has(c, X86_FEATURE_ACPI))
163 buf[2] |= ACPI_PDC_T_FFH;
166 * If mwait/monitor is unsupported, C2/C3_FFH will be disabled
168 if (!cpu_has(c, X86_FEATURE_MWAIT))
169 buf[2] &= ~(ACPI_PDC_C_C2C3_FFH);
172 #else /* !CONFIG_ACPI */
174 #define acpi_lapic 0
175 #define acpi_ioapic 0
176 static inline void acpi_noirq_set(void) { }
177 static inline void acpi_disable_pci(void) { }
178 static inline void disable_acpi(void) { }
180 #endif /* !CONFIG_ACPI */
182 #define ARCH_HAS_POWER_INIT 1
184 struct bootnode;
186 #ifdef CONFIG_ACPI_NUMA
187 extern int acpi_numa;
188 extern void acpi_get_nodes(struct bootnode *physnodes, unsigned long start,
189 unsigned long end);
190 extern int acpi_scan_nodes(unsigned long start, unsigned long end);
191 #define NR_NODE_MEMBLKS (MAX_NUMNODES*2)
193 #ifdef CONFIG_NUMA_EMU
194 extern void acpi_fake_nodes(const struct bootnode *fake_nodes,
195 int num_nodes);
196 #endif
197 #endif /* CONFIG_ACPI_NUMA */
199 #define acpi_unlazy_tlb(x) leave_mm(x)
201 #endif /* _ASM_X86_ACPI_H */