2 * MXC GPIO support. (c) 2008 Daniel Mack <daniel@caiaq.de>
3 * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
5 * Based on code from Freescale,
6 * Copyright (C) 2004-2010 Freescale Semiconductor, Inc. All Rights Reserved.
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * as published by the Free Software Foundation; either version 2
11 * of the License, or (at your option) any later version.
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
23 #include <linux/err.h>
24 #include <linux/init.h>
25 #include <linux/interrupt.h>
27 #include <linux/irq.h>
28 #include <linux/irqdomain.h>
29 #include <linux/gpio.h>
31 #include <linux/of_address.h>
32 #include <linux/of_device.h>
33 #include <linux/platform_device.h>
34 #include <linux/slab.h>
35 #include <linux/basic_mmio_gpio.h>
36 #include <linux/module.h>
41 #define PINCTRL_DOUT(p) ((is_imx23_gpio(p) ? 0x0500 : 0x0700) + (p->id) * 0x10)
42 #define PINCTRL_DIN(p) ((is_imx23_gpio(p) ? 0x0600 : 0x0900) + (p->id) * 0x10)
43 #define PINCTRL_DOE(p) ((is_imx23_gpio(p) ? 0x0700 : 0x0b00) + (p->id) * 0x10)
44 #define PINCTRL_PIN2IRQ(p) ((is_imx23_gpio(p) ? 0x0800 : 0x1000) + (p->id) * 0x10)
45 #define PINCTRL_IRQEN(p) ((is_imx23_gpio(p) ? 0x0900 : 0x1100) + (p->id) * 0x10)
46 #define PINCTRL_IRQLEV(p) ((is_imx23_gpio(p) ? 0x0a00 : 0x1200) + (p->id) * 0x10)
47 #define PINCTRL_IRQPOL(p) ((is_imx23_gpio(p) ? 0x0b00 : 0x1300) + (p->id) * 0x10)
48 #define PINCTRL_IRQSTAT(p) ((is_imx23_gpio(p) ? 0x0c00 : 0x1400) + (p->id) * 0x10)
50 #define GPIO_INT_FALL_EDGE 0x0
51 #define GPIO_INT_LOW_LEV 0x1
52 #define GPIO_INT_RISE_EDGE 0x2
53 #define GPIO_INT_HIGH_LEV 0x3
54 #define GPIO_INT_LEV_MASK (1 << 0)
55 #define GPIO_INT_POL_MASK (1 << 1)
62 struct mxs_gpio_port
{
66 struct irq_domain
*domain
;
67 struct bgpio_chip bgc
;
68 enum mxs_gpio_id devid
;
72 static inline int is_imx23_gpio(struct mxs_gpio_port
*port
)
74 return port
->devid
== IMX23_GPIO
;
77 static inline int is_imx28_gpio(struct mxs_gpio_port
*port
)
79 return port
->devid
== IMX28_GPIO
;
82 /* Note: This driver assumes 32 GPIOs are handled in one register */
84 static int mxs_gpio_set_irq_type(struct irq_data
*d
, unsigned int type
)
87 u32 pin_mask
= 1 << d
->hwirq
;
88 struct irq_chip_generic
*gc
= irq_data_get_irq_chip_data(d
);
89 struct mxs_gpio_port
*port
= gc
->private;
90 void __iomem
*pin_addr
;
93 port
->both_edges
&= ~pin_mask
;
95 case IRQ_TYPE_EDGE_BOTH
:
96 val
= gpio_get_value(port
->bgc
.gc
.base
+ d
->hwirq
);
98 edge
= GPIO_INT_FALL_EDGE
;
100 edge
= GPIO_INT_RISE_EDGE
;
101 port
->both_edges
|= pin_mask
;
103 case IRQ_TYPE_EDGE_RISING
:
104 edge
= GPIO_INT_RISE_EDGE
;
106 case IRQ_TYPE_EDGE_FALLING
:
107 edge
= GPIO_INT_FALL_EDGE
;
109 case IRQ_TYPE_LEVEL_LOW
:
110 edge
= GPIO_INT_LOW_LEV
;
112 case IRQ_TYPE_LEVEL_HIGH
:
113 edge
= GPIO_INT_HIGH_LEV
;
119 /* set level or edge */
120 pin_addr
= port
->base
+ PINCTRL_IRQLEV(port
);
121 if (edge
& GPIO_INT_LEV_MASK
)
122 writel(pin_mask
, pin_addr
+ MXS_SET
);
124 writel(pin_mask
, pin_addr
+ MXS_CLR
);
127 pin_addr
= port
->base
+ PINCTRL_IRQPOL(port
);
128 if (edge
& GPIO_INT_POL_MASK
)
129 writel(pin_mask
, pin_addr
+ MXS_SET
);
131 writel(pin_mask
, pin_addr
+ MXS_CLR
);
134 port
->base
+ PINCTRL_IRQSTAT(port
) + MXS_CLR
);
139 static void mxs_flip_edge(struct mxs_gpio_port
*port
, u32 gpio
)
142 void __iomem
*pin_addr
;
146 pin_addr
= port
->base
+ PINCTRL_IRQPOL(port
);
147 val
= readl(pin_addr
);
151 writel(bit
, pin_addr
+ MXS_CLR
);
153 writel(bit
, pin_addr
+ MXS_SET
);
156 /* MXS has one interrupt *per* gpio port */
157 static void mxs_gpio_irq_handler(u32 irq
, struct irq_desc
*desc
)
160 struct mxs_gpio_port
*port
= irq_get_handler_data(irq
);
162 desc
->irq_data
.chip
->irq_ack(&desc
->irq_data
);
164 irq_stat
= readl(port
->base
+ PINCTRL_IRQSTAT(port
)) &
165 readl(port
->base
+ PINCTRL_IRQEN(port
));
167 while (irq_stat
!= 0) {
168 int irqoffset
= fls(irq_stat
) - 1;
169 if (port
->both_edges
& (1 << irqoffset
))
170 mxs_flip_edge(port
, irqoffset
);
172 generic_handle_irq(irq_find_mapping(port
->domain
, irqoffset
));
173 irq_stat
&= ~(1 << irqoffset
);
178 * Set interrupt number "irq" in the GPIO as a wake-up source.
179 * While system is running, all registered GPIO interrupts need to have
180 * wake-up enabled. When system is suspended, only selected GPIO interrupts
181 * need to have wake-up enabled.
182 * @param irq interrupt source number
183 * @param enable enable as wake-up if equal to non-zero
184 * @return This function returns 0 on success.
186 static int mxs_gpio_set_wake_irq(struct irq_data
*d
, unsigned int enable
)
188 struct irq_chip_generic
*gc
= irq_data_get_irq_chip_data(d
);
189 struct mxs_gpio_port
*port
= gc
->private;
192 enable_irq_wake(port
->irq
);
194 disable_irq_wake(port
->irq
);
199 static void __init
mxs_gpio_init_gc(struct mxs_gpio_port
*port
, int irq_base
)
201 struct irq_chip_generic
*gc
;
202 struct irq_chip_type
*ct
;
204 gc
= irq_alloc_generic_chip("gpio-mxs", 1, irq_base
,
205 port
->base
, handle_level_irq
);
209 ct
->chip
.irq_ack
= irq_gc_ack_set_bit
;
210 ct
->chip
.irq_mask
= irq_gc_mask_clr_bit
;
211 ct
->chip
.irq_unmask
= irq_gc_mask_set_bit
;
212 ct
->chip
.irq_set_type
= mxs_gpio_set_irq_type
;
213 ct
->chip
.irq_set_wake
= mxs_gpio_set_wake_irq
;
214 ct
->regs
.ack
= PINCTRL_IRQSTAT(port
) + MXS_CLR
;
215 ct
->regs
.mask
= PINCTRL_IRQEN(port
);
217 irq_setup_generic_chip(gc
, IRQ_MSK(32), IRQ_GC_INIT_NESTED_LOCK
,
221 static int mxs_gpio_to_irq(struct gpio_chip
*gc
, unsigned offset
)
223 struct bgpio_chip
*bgc
= to_bgpio_chip(gc
);
224 struct mxs_gpio_port
*port
=
225 container_of(bgc
, struct mxs_gpio_port
, bgc
);
227 return irq_find_mapping(port
->domain
, offset
);
230 static struct platform_device_id mxs_gpio_ids
[] = {
232 .name
= "imx23-gpio",
233 .driver_data
= IMX23_GPIO
,
235 .name
= "imx28-gpio",
236 .driver_data
= IMX28_GPIO
,
241 MODULE_DEVICE_TABLE(platform
, mxs_gpio_ids
);
243 static const struct of_device_id mxs_gpio_dt_ids
[] = {
244 { .compatible
= "fsl,imx23-gpio", .data
= (void *) IMX23_GPIO
, },
245 { .compatible
= "fsl,imx28-gpio", .data
= (void *) IMX28_GPIO
, },
248 MODULE_DEVICE_TABLE(of
, mxs_gpio_dt_ids
);
250 static int mxs_gpio_probe(struct platform_device
*pdev
)
252 const struct of_device_id
*of_id
=
253 of_match_device(mxs_gpio_dt_ids
, &pdev
->dev
);
254 struct device_node
*np
= pdev
->dev
.of_node
;
255 struct device_node
*parent
;
256 static void __iomem
*base
;
257 struct mxs_gpio_port
*port
;
258 struct resource
*iores
= NULL
;
262 port
= devm_kzalloc(&pdev
->dev
, sizeof(*port
), GFP_KERNEL
);
267 port
->id
= of_alias_get_id(np
, "gpio");
270 port
->devid
= (enum mxs_gpio_id
) of_id
->data
;
273 port
->devid
= pdev
->id_entry
->driver_data
;
276 port
->irq
= platform_get_irq(pdev
, 0);
281 * map memory region only once, as all the gpio ports
286 parent
= of_get_parent(np
);
287 base
= of_iomap(parent
, 0);
290 return -EADDRNOTAVAIL
;
292 iores
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
293 base
= devm_ioremap_resource(&pdev
->dev
, iores
);
295 return PTR_ERR(base
);
301 * select the pin interrupt functionality but initially
302 * disable the interrupts
304 writel(~0U, port
->base
+ PINCTRL_PIN2IRQ(port
));
305 writel(0, port
->base
+ PINCTRL_IRQEN(port
));
307 /* clear address has to be used to clear IRQSTAT bits */
308 writel(~0U, port
->base
+ PINCTRL_IRQSTAT(port
) + MXS_CLR
);
310 irq_base
= irq_alloc_descs(-1, 0, 32, numa_node_id());
314 port
->domain
= irq_domain_add_legacy(np
, 32, irq_base
, 0,
315 &irq_domain_simple_ops
, NULL
);
318 goto out_irqdesc_free
;
321 /* gpio-mxs can be a generic irq chip */
322 mxs_gpio_init_gc(port
, irq_base
);
324 /* setup one handler for each entry */
325 irq_set_chained_handler(port
->irq
, mxs_gpio_irq_handler
);
326 irq_set_handler_data(port
->irq
, port
);
328 err
= bgpio_init(&port
->bgc
, &pdev
->dev
, 4,
329 port
->base
+ PINCTRL_DIN(port
),
330 port
->base
+ PINCTRL_DOUT(port
) + MXS_SET
,
331 port
->base
+ PINCTRL_DOUT(port
) + MXS_CLR
,
332 port
->base
+ PINCTRL_DOE(port
), NULL
, 0);
334 goto out_irqdesc_free
;
336 port
->bgc
.gc
.to_irq
= mxs_gpio_to_irq
;
337 port
->bgc
.gc
.base
= port
->id
* 32;
339 err
= gpiochip_add(&port
->bgc
.gc
);
341 goto out_bgpio_remove
;
346 bgpio_remove(&port
->bgc
);
348 irq_free_descs(irq_base
, 32);
352 static struct platform_driver mxs_gpio_driver
= {
355 .owner
= THIS_MODULE
,
356 .of_match_table
= mxs_gpio_dt_ids
,
358 .probe
= mxs_gpio_probe
,
359 .id_table
= mxs_gpio_ids
,
362 static int __init
mxs_gpio_init(void)
364 return platform_driver_register(&mxs_gpio_driver
);
366 postcore_initcall(mxs_gpio_init
);
368 MODULE_AUTHOR("Freescale Semiconductor, "
369 "Daniel Mack <danielncaiaq.de>, "
370 "Juergen Beisert <kernel@pengutronix.de>");
371 MODULE_DESCRIPTION("Freescale MXS GPIO");
372 MODULE_LICENSE("GPL");