2 * linux/arch/arm/common/gic.c
4 * Copyright (C) 2002 ARM Limited, All Rights Reserved.
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
10 * Interrupt architecture for the GIC:
12 * o There is one Interrupt Distributor, which receives interrupts
13 * from system devices and sends them to the Interrupt Controllers.
15 * o There is one CPU Interface per CPU, which sends interrupts sent
16 * by the Distributor, and interrupts generated locally, to the
17 * associated CPU. The base address of the CPU interface is usually
18 * aliased so that the same address points to different chips depending
19 * on the CPU it is accessed from.
21 * Note that IRQs 0-31 are special - they are local to each CPU.
22 * As such, the enable set/clear, pending set/clear and active bit
23 * registers are banked per-cpu for these sources.
25 #include <linux/init.h>
26 #include <linux/kernel.h>
27 #include <linux/err.h>
28 #include <linux/module.h>
29 #include <linux/list.h>
30 #include <linux/smp.h>
31 #include <linux/cpu.h>
32 #include <linux/cpu_pm.h>
33 #include <linux/cpumask.h>
36 #include <linux/of_address.h>
37 #include <linux/of_irq.h>
38 #include <linux/irqdomain.h>
39 #include <linux/interrupt.h>
40 #include <linux/percpu.h>
41 #include <linux/slab.h>
42 #include <linux/irqchip/chained_irq.h>
43 #include <linux/irqchip/arm-gic.h>
45 #include <asm/cputype.h>
47 #include <asm/exception.h>
48 #include <asm/smp_plat.h>
53 void __iomem
*common_base
;
54 void __percpu __iomem
**percpu_base
;
57 struct gic_chip_data
{
58 union gic_base dist_base
;
59 union gic_base cpu_base
;
61 u32 saved_spi_enable
[DIV_ROUND_UP(1020, 32)];
62 u32 saved_spi_conf
[DIV_ROUND_UP(1020, 16)];
63 u32 saved_spi_target
[DIV_ROUND_UP(1020, 4)];
64 u32 __percpu
*saved_ppi_enable
;
65 u32 __percpu
*saved_ppi_conf
;
67 struct irq_domain
*domain
;
68 unsigned int gic_irqs
;
69 #ifdef CONFIG_GIC_NON_BANKED
70 void __iomem
*(*get_base
)(union gic_base
*);
74 static DEFINE_RAW_SPINLOCK(irq_controller_lock
);
77 * The GIC mapping of CPU interfaces does not necessarily match
78 * the logical CPU numbering. Let's use a mapping as returned
81 #define NR_GIC_CPU_IF 8
82 static u8 gic_cpu_map
[NR_GIC_CPU_IF
] __read_mostly
;
85 * Supported arch specific GIC irq extension.
86 * Default make them NULL.
88 struct irq_chip gic_arch_extn
= {
92 .irq_retrigger
= NULL
,
101 static struct gic_chip_data gic_data
[MAX_GIC_NR
] __read_mostly
;
103 #ifdef CONFIG_GIC_NON_BANKED
104 static void __iomem
*gic_get_percpu_base(union gic_base
*base
)
106 return *__this_cpu_ptr(base
->percpu_base
);
109 static void __iomem
*gic_get_common_base(union gic_base
*base
)
111 return base
->common_base
;
114 static inline void __iomem
*gic_data_dist_base(struct gic_chip_data
*data
)
116 return data
->get_base(&data
->dist_base
);
119 static inline void __iomem
*gic_data_cpu_base(struct gic_chip_data
*data
)
121 return data
->get_base(&data
->cpu_base
);
124 static inline void gic_set_base_accessor(struct gic_chip_data
*data
,
125 void __iomem
*(*f
)(union gic_base
*))
130 #define gic_data_dist_base(d) ((d)->dist_base.common_base)
131 #define gic_data_cpu_base(d) ((d)->cpu_base.common_base)
132 #define gic_set_base_accessor(d, f)
135 static inline void __iomem
*gic_dist_base(struct irq_data
*d
)
137 struct gic_chip_data
*gic_data
= irq_data_get_irq_chip_data(d
);
138 return gic_data_dist_base(gic_data
);
141 static inline void __iomem
*gic_cpu_base(struct irq_data
*d
)
143 struct gic_chip_data
*gic_data
= irq_data_get_irq_chip_data(d
);
144 return gic_data_cpu_base(gic_data
);
147 static inline unsigned int gic_irq(struct irq_data
*d
)
153 * Routines to acknowledge, disable and enable interrupts
155 static void gic_mask_irq(struct irq_data
*d
)
157 u32 mask
= 1 << (gic_irq(d
) % 32);
159 raw_spin_lock(&irq_controller_lock
);
160 writel_relaxed(mask
, gic_dist_base(d
) + GIC_DIST_ENABLE_CLEAR
+ (gic_irq(d
) / 32) * 4);
161 if (gic_arch_extn
.irq_mask
)
162 gic_arch_extn
.irq_mask(d
);
163 raw_spin_unlock(&irq_controller_lock
);
166 static void gic_unmask_irq(struct irq_data
*d
)
168 u32 mask
= 1 << (gic_irq(d
) % 32);
170 raw_spin_lock(&irq_controller_lock
);
171 if (gic_arch_extn
.irq_unmask
)
172 gic_arch_extn
.irq_unmask(d
);
173 writel_relaxed(mask
, gic_dist_base(d
) + GIC_DIST_ENABLE_SET
+ (gic_irq(d
) / 32) * 4);
174 raw_spin_unlock(&irq_controller_lock
);
177 static void gic_eoi_irq(struct irq_data
*d
)
179 if (gic_arch_extn
.irq_eoi
) {
180 raw_spin_lock(&irq_controller_lock
);
181 gic_arch_extn
.irq_eoi(d
);
182 raw_spin_unlock(&irq_controller_lock
);
185 writel_relaxed(gic_irq(d
), gic_cpu_base(d
) + GIC_CPU_EOI
);
188 static int gic_set_type(struct irq_data
*d
, unsigned int type
)
190 void __iomem
*base
= gic_dist_base(d
);
191 unsigned int gicirq
= gic_irq(d
);
192 u32 enablemask
= 1 << (gicirq
% 32);
193 u32 enableoff
= (gicirq
/ 32) * 4;
194 u32 confmask
= 0x2 << ((gicirq
% 16) * 2);
195 u32 confoff
= (gicirq
/ 16) * 4;
196 bool enabled
= false;
199 /* Interrupt configuration for SGIs can't be changed */
203 if (type
!= IRQ_TYPE_LEVEL_HIGH
&& type
!= IRQ_TYPE_EDGE_RISING
)
206 raw_spin_lock(&irq_controller_lock
);
208 if (gic_arch_extn
.irq_set_type
)
209 gic_arch_extn
.irq_set_type(d
, type
);
211 val
= readl_relaxed(base
+ GIC_DIST_CONFIG
+ confoff
);
212 if (type
== IRQ_TYPE_LEVEL_HIGH
)
214 else if (type
== IRQ_TYPE_EDGE_RISING
)
218 * As recommended by the spec, disable the interrupt before changing
221 if (readl_relaxed(base
+ GIC_DIST_ENABLE_SET
+ enableoff
) & enablemask
) {
222 writel_relaxed(enablemask
, base
+ GIC_DIST_ENABLE_CLEAR
+ enableoff
);
226 writel_relaxed(val
, base
+ GIC_DIST_CONFIG
+ confoff
);
229 writel_relaxed(enablemask
, base
+ GIC_DIST_ENABLE_SET
+ enableoff
);
231 raw_spin_unlock(&irq_controller_lock
);
236 static int gic_retrigger(struct irq_data
*d
)
238 if (gic_arch_extn
.irq_retrigger
)
239 return gic_arch_extn
.irq_retrigger(d
);
241 /* the genirq layer expects 0 if we can't retrigger in hardware */
246 static int gic_set_affinity(struct irq_data
*d
, const struct cpumask
*mask_val
,
249 void __iomem
*reg
= gic_dist_base(d
) + GIC_DIST_TARGET
+ (gic_irq(d
) & ~3);
250 unsigned int cpu
, shift
= (gic_irq(d
) % 4) * 8;
254 cpu
= cpumask_any_and(mask_val
, cpu_online_mask
);
256 cpu
= cpumask_first(mask_val
);
258 if (cpu
>= NR_GIC_CPU_IF
|| cpu
>= nr_cpu_ids
)
261 mask
= 0xff << shift
;
262 bit
= gic_cpu_map
[cpu
] << shift
;
264 raw_spin_lock(&irq_controller_lock
);
265 val
= readl_relaxed(reg
) & ~mask
;
266 writel_relaxed(val
| bit
, reg
);
267 raw_spin_unlock(&irq_controller_lock
);
269 return IRQ_SET_MASK_OK
;
274 static int gic_set_wake(struct irq_data
*d
, unsigned int on
)
278 if (gic_arch_extn
.irq_set_wake
)
279 ret
= gic_arch_extn
.irq_set_wake(d
, on
);
285 #define gic_set_wake NULL
288 static asmlinkage
void __exception_irq_entry
gic_handle_irq(struct pt_regs
*regs
)
291 struct gic_chip_data
*gic
= &gic_data
[0];
292 void __iomem
*cpu_base
= gic_data_cpu_base(gic
);
295 irqstat
= readl_relaxed(cpu_base
+ GIC_CPU_INTACK
);
296 irqnr
= irqstat
& ~0x1c00;
298 if (likely(irqnr
> 15 && irqnr
< 1021)) {
299 irqnr
= irq_find_mapping(gic
->domain
, irqnr
);
300 handle_IRQ(irqnr
, regs
);
304 writel_relaxed(irqstat
, cpu_base
+ GIC_CPU_EOI
);
306 handle_IPI(irqnr
, regs
);
314 static void gic_handle_cascade_irq(unsigned int irq
, struct irq_desc
*desc
)
316 struct gic_chip_data
*chip_data
= irq_get_handler_data(irq
);
317 struct irq_chip
*chip
= irq_get_chip(irq
);
318 unsigned int cascade_irq
, gic_irq
;
319 unsigned long status
;
321 chained_irq_enter(chip
, desc
);
323 raw_spin_lock(&irq_controller_lock
);
324 status
= readl_relaxed(gic_data_cpu_base(chip_data
) + GIC_CPU_INTACK
);
325 raw_spin_unlock(&irq_controller_lock
);
327 gic_irq
= (status
& 0x3ff);
331 cascade_irq
= irq_find_mapping(chip_data
->domain
, gic_irq
);
332 if (unlikely(gic_irq
< 32 || gic_irq
> 1020))
333 handle_bad_irq(cascade_irq
, desc
);
335 generic_handle_irq(cascade_irq
);
338 chained_irq_exit(chip
, desc
);
341 static struct irq_chip gic_chip
= {
343 .irq_mask
= gic_mask_irq
,
344 .irq_unmask
= gic_unmask_irq
,
345 .irq_eoi
= gic_eoi_irq
,
346 .irq_set_type
= gic_set_type
,
347 .irq_retrigger
= gic_retrigger
,
349 .irq_set_affinity
= gic_set_affinity
,
351 .irq_set_wake
= gic_set_wake
,
354 void __init
gic_cascade_irq(unsigned int gic_nr
, unsigned int irq
)
356 if (gic_nr
>= MAX_GIC_NR
)
358 if (irq_set_handler_data(irq
, &gic_data
[gic_nr
]) != 0)
360 irq_set_chained_handler(irq
, gic_handle_cascade_irq
);
363 static u8
gic_get_cpumask(struct gic_chip_data
*gic
)
365 void __iomem
*base
= gic_data_dist_base(gic
);
368 for (i
= mask
= 0; i
< 32; i
+= 4) {
369 mask
= readl_relaxed(base
+ GIC_DIST_TARGET
+ i
);
377 pr_crit("GIC CPU mask not found - kernel will fail to boot.\n");
382 static void __init
gic_dist_init(struct gic_chip_data
*gic
)
386 unsigned int gic_irqs
= gic
->gic_irqs
;
387 void __iomem
*base
= gic_data_dist_base(gic
);
389 writel_relaxed(0, base
+ GIC_DIST_CTRL
);
392 * Set all global interrupts to be level triggered, active low.
394 for (i
= 32; i
< gic_irqs
; i
+= 16)
395 writel_relaxed(0, base
+ GIC_DIST_CONFIG
+ i
* 4 / 16);
398 * Set all global interrupts to this CPU only.
400 cpumask
= gic_get_cpumask(gic
);
401 cpumask
|= cpumask
<< 8;
402 cpumask
|= cpumask
<< 16;
403 for (i
= 32; i
< gic_irqs
; i
+= 4)
404 writel_relaxed(cpumask
, base
+ GIC_DIST_TARGET
+ i
* 4 / 4);
407 * Set priority on all global interrupts.
409 for (i
= 32; i
< gic_irqs
; i
+= 4)
410 writel_relaxed(0xa0a0a0a0, base
+ GIC_DIST_PRI
+ i
* 4 / 4);
413 * Disable all interrupts. Leave the PPI and SGIs alone
414 * as these enables are banked registers.
416 for (i
= 32; i
< gic_irqs
; i
+= 32)
417 writel_relaxed(0xffffffff, base
+ GIC_DIST_ENABLE_CLEAR
+ i
* 4 / 32);
419 writel_relaxed(1, base
+ GIC_DIST_CTRL
);
422 static void gic_cpu_init(struct gic_chip_data
*gic
)
424 void __iomem
*dist_base
= gic_data_dist_base(gic
);
425 void __iomem
*base
= gic_data_cpu_base(gic
);
426 unsigned int cpu_mask
, cpu
= smp_processor_id();
430 * Get what the GIC says our CPU mask is.
432 BUG_ON(cpu
>= NR_GIC_CPU_IF
);
433 cpu_mask
= gic_get_cpumask(gic
);
434 gic_cpu_map
[cpu
] = cpu_mask
;
437 * Clear our mask from the other map entries in case they're
440 for (i
= 0; i
< NR_GIC_CPU_IF
; i
++)
442 gic_cpu_map
[i
] &= ~cpu_mask
;
445 * Deal with the banked PPI and SGI interrupts - disable all
446 * PPI interrupts, ensure all SGI interrupts are enabled.
448 writel_relaxed(0xffff0000, dist_base
+ GIC_DIST_ENABLE_CLEAR
);
449 writel_relaxed(0x0000ffff, dist_base
+ GIC_DIST_ENABLE_SET
);
452 * Set priority on PPI and SGI interrupts
454 for (i
= 0; i
< 32; i
+= 4)
455 writel_relaxed(0xa0a0a0a0, dist_base
+ GIC_DIST_PRI
+ i
* 4 / 4);
457 writel_relaxed(0xf0, base
+ GIC_CPU_PRIMASK
);
458 writel_relaxed(1, base
+ GIC_CPU_CTRL
);
461 void gic_cpu_if_down(void)
463 void __iomem
*cpu_base
= gic_data_cpu_base(&gic_data
[0]);
464 writel_relaxed(0, cpu_base
+ GIC_CPU_CTRL
);
469 * Saves the GIC distributor registers during suspend or idle. Must be called
470 * with interrupts disabled but before powering down the GIC. After calling
471 * this function, no interrupts will be delivered by the GIC, and another
472 * platform-specific wakeup source must be enabled.
474 static void gic_dist_save(unsigned int gic_nr
)
476 unsigned int gic_irqs
;
477 void __iomem
*dist_base
;
480 if (gic_nr
>= MAX_GIC_NR
)
483 gic_irqs
= gic_data
[gic_nr
].gic_irqs
;
484 dist_base
= gic_data_dist_base(&gic_data
[gic_nr
]);
489 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 16); i
++)
490 gic_data
[gic_nr
].saved_spi_conf
[i
] =
491 readl_relaxed(dist_base
+ GIC_DIST_CONFIG
+ i
* 4);
493 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 4); i
++)
494 gic_data
[gic_nr
].saved_spi_target
[i
] =
495 readl_relaxed(dist_base
+ GIC_DIST_TARGET
+ i
* 4);
497 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 32); i
++)
498 gic_data
[gic_nr
].saved_spi_enable
[i
] =
499 readl_relaxed(dist_base
+ GIC_DIST_ENABLE_SET
+ i
* 4);
503 * Restores the GIC distributor registers during resume or when coming out of
504 * idle. Must be called before enabling interrupts. If a level interrupt
505 * that occured while the GIC was suspended is still present, it will be
506 * handled normally, but any edge interrupts that occured will not be seen by
507 * the GIC and need to be handled by the platform-specific wakeup source.
509 static void gic_dist_restore(unsigned int gic_nr
)
511 unsigned int gic_irqs
;
513 void __iomem
*dist_base
;
515 if (gic_nr
>= MAX_GIC_NR
)
518 gic_irqs
= gic_data
[gic_nr
].gic_irqs
;
519 dist_base
= gic_data_dist_base(&gic_data
[gic_nr
]);
524 writel_relaxed(0, dist_base
+ GIC_DIST_CTRL
);
526 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 16); i
++)
527 writel_relaxed(gic_data
[gic_nr
].saved_spi_conf
[i
],
528 dist_base
+ GIC_DIST_CONFIG
+ i
* 4);
530 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 4); i
++)
531 writel_relaxed(0xa0a0a0a0,
532 dist_base
+ GIC_DIST_PRI
+ i
* 4);
534 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 4); i
++)
535 writel_relaxed(gic_data
[gic_nr
].saved_spi_target
[i
],
536 dist_base
+ GIC_DIST_TARGET
+ i
* 4);
538 for (i
= 0; i
< DIV_ROUND_UP(gic_irqs
, 32); i
++)
539 writel_relaxed(gic_data
[gic_nr
].saved_spi_enable
[i
],
540 dist_base
+ GIC_DIST_ENABLE_SET
+ i
* 4);
542 writel_relaxed(1, dist_base
+ GIC_DIST_CTRL
);
545 static void gic_cpu_save(unsigned int gic_nr
)
549 void __iomem
*dist_base
;
550 void __iomem
*cpu_base
;
552 if (gic_nr
>= MAX_GIC_NR
)
555 dist_base
= gic_data_dist_base(&gic_data
[gic_nr
]);
556 cpu_base
= gic_data_cpu_base(&gic_data
[gic_nr
]);
558 if (!dist_base
|| !cpu_base
)
561 ptr
= __this_cpu_ptr(gic_data
[gic_nr
].saved_ppi_enable
);
562 for (i
= 0; i
< DIV_ROUND_UP(32, 32); i
++)
563 ptr
[i
] = readl_relaxed(dist_base
+ GIC_DIST_ENABLE_SET
+ i
* 4);
565 ptr
= __this_cpu_ptr(gic_data
[gic_nr
].saved_ppi_conf
);
566 for (i
= 0; i
< DIV_ROUND_UP(32, 16); i
++)
567 ptr
[i
] = readl_relaxed(dist_base
+ GIC_DIST_CONFIG
+ i
* 4);
571 static void gic_cpu_restore(unsigned int gic_nr
)
575 void __iomem
*dist_base
;
576 void __iomem
*cpu_base
;
578 if (gic_nr
>= MAX_GIC_NR
)
581 dist_base
= gic_data_dist_base(&gic_data
[gic_nr
]);
582 cpu_base
= gic_data_cpu_base(&gic_data
[gic_nr
]);
584 if (!dist_base
|| !cpu_base
)
587 ptr
= __this_cpu_ptr(gic_data
[gic_nr
].saved_ppi_enable
);
588 for (i
= 0; i
< DIV_ROUND_UP(32, 32); i
++)
589 writel_relaxed(ptr
[i
], dist_base
+ GIC_DIST_ENABLE_SET
+ i
* 4);
591 ptr
= __this_cpu_ptr(gic_data
[gic_nr
].saved_ppi_conf
);
592 for (i
= 0; i
< DIV_ROUND_UP(32, 16); i
++)
593 writel_relaxed(ptr
[i
], dist_base
+ GIC_DIST_CONFIG
+ i
* 4);
595 for (i
= 0; i
< DIV_ROUND_UP(32, 4); i
++)
596 writel_relaxed(0xa0a0a0a0, dist_base
+ GIC_DIST_PRI
+ i
* 4);
598 writel_relaxed(0xf0, cpu_base
+ GIC_CPU_PRIMASK
);
599 writel_relaxed(1, cpu_base
+ GIC_CPU_CTRL
);
602 static int gic_notifier(struct notifier_block
*self
, unsigned long cmd
, void *v
)
606 for (i
= 0; i
< MAX_GIC_NR
; i
++) {
607 #ifdef CONFIG_GIC_NON_BANKED
608 /* Skip over unused GICs */
609 if (!gic_data
[i
].get_base
)
616 case CPU_PM_ENTER_FAILED
:
620 case CPU_CLUSTER_PM_ENTER
:
623 case CPU_CLUSTER_PM_ENTER_FAILED
:
624 case CPU_CLUSTER_PM_EXIT
:
633 static struct notifier_block gic_notifier_block
= {
634 .notifier_call
= gic_notifier
,
637 static void __init
gic_pm_init(struct gic_chip_data
*gic
)
639 gic
->saved_ppi_enable
= __alloc_percpu(DIV_ROUND_UP(32, 32) * 4,
641 BUG_ON(!gic
->saved_ppi_enable
);
643 gic
->saved_ppi_conf
= __alloc_percpu(DIV_ROUND_UP(32, 16) * 4,
645 BUG_ON(!gic
->saved_ppi_conf
);
647 if (gic
== &gic_data
[0])
648 cpu_pm_register_notifier(&gic_notifier_block
);
651 static void __init
gic_pm_init(struct gic_chip_data
*gic
)
657 void gic_raise_softirq(const struct cpumask
*mask
, unsigned int irq
)
660 unsigned long map
= 0;
662 /* Convert our logical CPU mask into a physical one. */
663 for_each_cpu(cpu
, mask
)
664 map
|= gic_cpu_map
[cpu
];
667 * Ensure that stores to Normal memory are visible to the
668 * other CPUs before issuing the IPI.
672 /* this always happens on GIC0 */
673 writel_relaxed(map
<< 16 | irq
, gic_data_dist_base(&gic_data
[0]) + GIC_DIST_SOFTINT
);
677 static int gic_irq_domain_map(struct irq_domain
*d
, unsigned int irq
,
681 irq_set_percpu_devid(irq
);
682 irq_set_chip_and_handler(irq
, &gic_chip
,
683 handle_percpu_devid_irq
);
684 set_irq_flags(irq
, IRQF_VALID
| IRQF_NOAUTOEN
);
686 irq_set_chip_and_handler(irq
, &gic_chip
,
688 set_irq_flags(irq
, IRQF_VALID
| IRQF_PROBE
);
690 irq_set_chip_data(irq
, d
->host_data
);
694 static int gic_irq_domain_xlate(struct irq_domain
*d
,
695 struct device_node
*controller
,
696 const u32
*intspec
, unsigned int intsize
,
697 unsigned long *out_hwirq
, unsigned int *out_type
)
699 if (d
->of_node
!= controller
)
704 /* Get the interrupt number and add 16 to skip over SGIs */
705 *out_hwirq
= intspec
[1] + 16;
707 /* For SPIs, we need to add 16 more to get the GIC irq ID number */
711 *out_type
= intspec
[2] & IRQ_TYPE_SENSE_MASK
;
716 static int gic_secondary_init(struct notifier_block
*nfb
, unsigned long action
,
719 if (action
== CPU_STARTING
|| action
== CPU_STARTING_FROZEN
)
720 gic_cpu_init(&gic_data
[0]);
725 * Notifier for enabling the GIC CPU interface. Set an arbitrarily high
726 * priority because the GIC needs to be up before the ARM generic timers.
728 static struct notifier_block gic_cpu_notifier
= {
729 .notifier_call
= gic_secondary_init
,
734 const struct irq_domain_ops gic_irq_domain_ops
= {
735 .map
= gic_irq_domain_map
,
736 .xlate
= gic_irq_domain_xlate
,
739 void __init
gic_init_bases(unsigned int gic_nr
, int irq_start
,
740 void __iomem
*dist_base
, void __iomem
*cpu_base
,
741 u32 percpu_offset
, struct device_node
*node
)
743 irq_hw_number_t hwirq_base
;
744 struct gic_chip_data
*gic
;
745 int gic_irqs
, irq_base
, i
;
747 BUG_ON(gic_nr
>= MAX_GIC_NR
);
749 gic
= &gic_data
[gic_nr
];
750 #ifdef CONFIG_GIC_NON_BANKED
751 if (percpu_offset
) { /* Frankein-GIC without banked registers... */
754 gic
->dist_base
.percpu_base
= alloc_percpu(void __iomem
*);
755 gic
->cpu_base
.percpu_base
= alloc_percpu(void __iomem
*);
756 if (WARN_ON(!gic
->dist_base
.percpu_base
||
757 !gic
->cpu_base
.percpu_base
)) {
758 free_percpu(gic
->dist_base
.percpu_base
);
759 free_percpu(gic
->cpu_base
.percpu_base
);
763 for_each_possible_cpu(cpu
) {
764 u32 mpidr
= cpu_logical_map(cpu
);
765 u32 core_id
= MPIDR_AFFINITY_LEVEL(mpidr
, 0);
766 unsigned long offset
= percpu_offset
* core_id
;
767 *per_cpu_ptr(gic
->dist_base
.percpu_base
, cpu
) = dist_base
+ offset
;
768 *per_cpu_ptr(gic
->cpu_base
.percpu_base
, cpu
) = cpu_base
+ offset
;
771 gic_set_base_accessor(gic
, gic_get_percpu_base
);
774 { /* Normal, sane GIC... */
776 "GIC_NON_BANKED not enabled, ignoring %08x offset!",
778 gic
->dist_base
.common_base
= dist_base
;
779 gic
->cpu_base
.common_base
= cpu_base
;
780 gic_set_base_accessor(gic
, gic_get_common_base
);
784 * Initialize the CPU interface map to all CPUs.
785 * It will be refined as each CPU probes its ID.
787 for (i
= 0; i
< NR_GIC_CPU_IF
; i
++)
788 gic_cpu_map
[i
] = 0xff;
791 * For primary GICs, skip over SGIs.
792 * For secondary GICs, skip over PPIs, too.
794 if (gic_nr
== 0 && (irq_start
& 31) > 0) {
797 irq_start
= (irq_start
& ~31) + 16;
803 * Find out how many interrupts are supported.
804 * The GIC only supports up to 1020 interrupt sources.
806 gic_irqs
= readl_relaxed(gic_data_dist_base(gic
) + GIC_DIST_CTR
) & 0x1f;
807 gic_irqs
= (gic_irqs
+ 1) * 32;
810 gic
->gic_irqs
= gic_irqs
;
812 gic_irqs
-= hwirq_base
; /* calculate # of irqs to allocate */
813 irq_base
= irq_alloc_descs(irq_start
, 16, gic_irqs
, numa_node_id());
814 if (IS_ERR_VALUE(irq_base
)) {
815 WARN(1, "Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n",
817 irq_base
= irq_start
;
819 gic
->domain
= irq_domain_add_legacy(node
, gic_irqs
, irq_base
,
820 hwirq_base
, &gic_irq_domain_ops
, gic
);
821 if (WARN_ON(!gic
->domain
))
825 set_smp_cross_call(gic_raise_softirq
);
826 register_cpu_notifier(&gic_cpu_notifier
);
829 set_handle_irq(gic_handle_irq
);
831 gic_chip
.flags
|= gic_arch_extn
.flags
;
838 static int gic_cnt __initdata
;
840 int __init
gic_of_init(struct device_node
*node
, struct device_node
*parent
)
842 void __iomem
*cpu_base
;
843 void __iomem
*dist_base
;
850 dist_base
= of_iomap(node
, 0);
851 WARN(!dist_base
, "unable to map gic dist registers\n");
853 cpu_base
= of_iomap(node
, 1);
854 WARN(!cpu_base
, "unable to map gic cpu registers\n");
856 if (of_property_read_u32(node
, "cpu-offset", &percpu_offset
))
859 gic_init_bases(gic_cnt
, -1, dist_base
, cpu_base
, percpu_offset
, node
);
862 irq
= irq_of_parse_and_map(node
, 0);
863 gic_cascade_irq(gic_cnt
, irq
);
868 IRQCHIP_DECLARE(cortex_a15_gic
, "arm,cortex-a15-gic", gic_of_init
);
869 IRQCHIP_DECLARE(cortex_a9_gic
, "arm,cortex-a9-gic", gic_of_init
);
870 IRQCHIP_DECLARE(cortex_a7_gic
, "arm,cortex-a7-gic", gic_of_init
);
871 IRQCHIP_DECLARE(msm_8660_qgic
, "qcom,msm-8660-qgic", gic_of_init
);
872 IRQCHIP_DECLARE(msm_qgic2
, "qcom,msm-qgic2", gic_of_init
);