mwl8k: increase firmware loading timeouts
[linux/fpc-iii.git] / arch / arm / mach-ixp2000 / ixdp2800.c
blob94f68ba9ea50905ba0023f52fd35bbb3b1b9ad79
1 /*
2 * arch/arm/mach-ixp2000/ixdp2800.c
4 * IXDP2800 platform support
6 * Original Author: Jeffrey Daly <jeffrey.daly@intel.com>
7 * Maintainer: Deepak Saxena <dsaxena@plexity.net>
9 * Copyright (C) 2002 Intel Corp.
10 * Copyright (C) 2003-2004 MontaVista Software, Inc.
12 * This program is free software; you can redistribute it and/or modify it
13 * under the terms of the GNU General Public License as published by the
14 * Free Software Foundation; either version 2 of the License, or (at your
15 * option) any later version.
17 #include <linux/kernel.h>
18 #include <linux/init.h>
19 #include <linux/mm.h>
20 #include <linux/sched.h>
21 #include <linux/interrupt.h>
22 #include <linux/device.h>
23 #include <linux/bitops.h>
24 #include <linux/pci.h>
25 #include <linux/ioport.h>
26 #include <linux/slab.h>
27 #include <linux/delay.h>
28 #include <linux/io.h>
30 #include <asm/irq.h>
31 #include <asm/pgtable.h>
32 #include <asm/page.h>
33 #include <asm/system.h>
34 #include <mach/hardware.h>
35 #include <asm/mach-types.h>
37 #include <asm/mach/pci.h>
38 #include <asm/mach/map.h>
39 #include <asm/mach/irq.h>
40 #include <asm/mach/time.h>
41 #include <asm/mach/flash.h>
42 #include <asm/mach/arch.h>
44 /*************************************************************************
45 * IXDP2800 timer tick
46 *************************************************************************/
48 static void __init ixdp2800_timer_init(void)
50 ixp2000_init_time(50000000);
53 static struct sys_timer ixdp2800_timer = {
54 .init = ixdp2800_timer_init,
55 .offset = ixp2000_gettimeoffset,
58 /*************************************************************************
59 * IXDP2800 PCI
60 *************************************************************************/
61 static void __init ixdp2800_slave_disable_pci_master(void)
63 *IXP2000_PCI_CMDSTAT &= ~(PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY);
66 static void __init ixdp2800_master_wait_for_slave(void)
68 volatile u32 *addr;
70 printk(KERN_INFO "IXDP2800: waiting for slave NPU to configure "
71 "its BAR sizes\n");
73 addr = ixp2000_pci_config_addr(0, IXDP2X00_SLAVE_NPU_DEVFN,
74 PCI_BASE_ADDRESS_1);
75 do {
76 *addr = 0xffffffff;
77 cpu_relax();
78 } while (*addr != 0xfe000008);
80 addr = ixp2000_pci_config_addr(0, IXDP2X00_SLAVE_NPU_DEVFN,
81 PCI_BASE_ADDRESS_2);
82 do {
83 *addr = 0xffffffff;
84 cpu_relax();
85 } while (*addr != 0xc0000008);
88 * Configure the slave's SDRAM BAR by hand.
90 *addr = 0x40000008;
93 static void __init ixdp2800_slave_wait_for_master_enable(void)
95 printk(KERN_INFO "IXDP2800: waiting for master NPU to enable us\n");
97 while ((*IXP2000_PCI_CMDSTAT & PCI_COMMAND_MASTER) == 0)
98 cpu_relax();
101 void __init ixdp2800_pci_preinit(void)
103 printk("ixdp2x00_pci_preinit called\n");
105 *IXP2000_PCI_ADDR_EXT = 0x0001e000;
107 if (!ixdp2x00_master_npu())
108 ixdp2800_slave_disable_pci_master();
110 *IXP2000_PCI_SRAM_BASE_ADDR_MASK = (0x2000000 - 1) & ~0x3ffff;
111 *IXP2000_PCI_DRAM_BASE_ADDR_MASK = (0x40000000 - 1) & ~0xfffff;
113 ixp2000_pci_preinit();
115 if (ixdp2x00_master_npu()) {
117 * Wait until the slave set its SRAM/SDRAM BAR sizes
118 * correctly before we proceed to scan and enumerate
119 * the bus.
121 ixdp2800_master_wait_for_slave();
124 * We configure the SDRAM BARs by hand because they
125 * are 1G and fall outside of the regular allocated
126 * PCI address space.
128 *IXP2000_PCI_SDRAM_BAR = 0x00000008;
129 } else {
131 * Wait for the master to complete scanning the bus
132 * and assigning resources before we proceed to scan
133 * the bus ourselves. Set pci=firmware to honor the
134 * master's resource assignment.
136 ixdp2800_slave_wait_for_master_enable();
137 pcibios_setup("firmware");
142 * We assign the SDRAM BARs for the two IXP2800 CPUs by hand, outside
143 * of the regular PCI window, because there's only 512M of outbound PCI
144 * memory window on each IXP, while we need 1G for each of the BARs.
146 static void __devinit ixp2800_pci_fixup(struct pci_dev *dev)
148 if (machine_is_ixdp2800()) {
149 dev->resource[2].start = 0;
150 dev->resource[2].end = 0;
151 dev->resource[2].flags = 0;
154 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_IXP2800, ixp2800_pci_fixup);
156 static int __init ixdp2800_pci_setup(int nr, struct pci_sys_data *sys)
158 sys->mem_offset = 0x00000000;
160 ixp2000_pci_setup(nr, sys);
162 return 1;
165 static int __init ixdp2800_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
167 if (ixdp2x00_master_npu()) {
170 * Root bus devices. Slave NPU is only one with interrupt.
171 * Everything else, we just return -1 which is invalid.
173 if(!dev->bus->self) {
174 if(dev->devfn == IXDP2X00_SLAVE_NPU_DEVFN )
175 return IRQ_IXDP2800_INGRESS_NPU;
177 return -1;
181 * Bridge behind the PMC slot.
183 if(dev->bus->self->devfn == IXDP2X00_PMC_DEVFN &&
184 dev->bus->parent->self->devfn == IXDP2X00_P2P_DEVFN &&
185 !dev->bus->parent->self->bus->parent)
186 return IRQ_IXDP2800_PMC;
189 * Device behind the first bridge
191 if(dev->bus->self->devfn == IXDP2X00_P2P_DEVFN) {
192 switch(dev->devfn) {
193 case IXDP2X00_PMC_DEVFN:
194 return IRQ_IXDP2800_PMC;
196 case IXDP2800_MASTER_ENET_DEVFN:
197 return IRQ_IXDP2800_EGRESS_ENET;
199 case IXDP2800_SWITCH_FABRIC_DEVFN:
200 return IRQ_IXDP2800_FABRIC;
204 return -1;
205 } else return IRQ_IXP2000_PCIB; /* Slave NIC interrupt */
208 static void __init ixdp2800_master_enable_slave(void)
210 volatile u32 *addr;
212 printk(KERN_INFO "IXDP2800: enabling slave NPU\n");
214 addr = (volatile u32 *)ixp2000_pci_config_addr(0,
215 IXDP2X00_SLAVE_NPU_DEVFN,
216 PCI_COMMAND);
218 *addr |= PCI_COMMAND_MASTER;
221 static void __init ixdp2800_master_wait_for_slave_bus_scan(void)
223 volatile u32 *addr;
225 printk(KERN_INFO "IXDP2800: waiting for slave to finish bus scan\n");
227 addr = (volatile u32 *)ixp2000_pci_config_addr(0,
228 IXDP2X00_SLAVE_NPU_DEVFN,
229 PCI_COMMAND);
230 while ((*addr & PCI_COMMAND_MEMORY) == 0)
231 cpu_relax();
234 static void __init ixdp2800_slave_signal_bus_scan_completion(void)
236 printk(KERN_INFO "IXDP2800: bus scan done, signaling master\n");
237 *IXP2000_PCI_CMDSTAT |= PCI_COMMAND_MEMORY;
240 static void __init ixdp2800_pci_postinit(void)
242 if (!ixdp2x00_master_npu()) {
243 ixdp2x00_slave_pci_postinit();
244 ixdp2800_slave_signal_bus_scan_completion();
248 struct __initdata hw_pci ixdp2800_pci __initdata = {
249 .nr_controllers = 1,
250 .setup = ixdp2800_pci_setup,
251 .preinit = ixdp2800_pci_preinit,
252 .postinit = ixdp2800_pci_postinit,
253 .scan = ixp2000_pci_scan_bus,
254 .map_irq = ixdp2800_pci_map_irq,
257 int __init ixdp2800_pci_init(void)
259 if (machine_is_ixdp2800()) {
260 struct pci_dev *dev;
262 pci_common_init(&ixdp2800_pci);
263 if (ixdp2x00_master_npu()) {
264 dev = pci_get_bus_and_slot(1, IXDP2800_SLAVE_ENET_DEVFN);
265 pci_remove_bus_device(dev);
266 pci_dev_put(dev);
268 ixdp2800_master_enable_slave();
269 ixdp2800_master_wait_for_slave_bus_scan();
270 } else {
271 dev = pci_get_bus_and_slot(1, IXDP2800_MASTER_ENET_DEVFN);
272 pci_remove_bus_device(dev);
273 pci_dev_put(dev);
277 return 0;
280 subsys_initcall(ixdp2800_pci_init);
282 void __init ixdp2800_init_irq(void)
284 ixdp2x00_init_irq(IXDP2800_CPLD_INT_STAT, IXDP2800_CPLD_INT_MASK, IXDP2800_NR_IRQS);
287 MACHINE_START(IXDP2800, "Intel IXDP2800 Development Platform")
288 /* Maintainer: MontaVista Software, Inc. */
289 .phys_io = IXP2000_UART_PHYS_BASE,
290 .io_pg_offst = ((IXP2000_UART_VIRT_BASE) >> 18) & 0xfffc,
291 .boot_params = 0x00000100,
292 .map_io = ixdp2x00_map_io,
293 .init_irq = ixdp2800_init_irq,
294 .timer = &ixdp2800_timer,
295 .init_machine = ixdp2x00_init_machine,
296 MACHINE_END