2 * Driver for the i2c controller on the Marvell line of host bridges
3 * (e.g, gt642[46]0, mv643[46]0, mv644[46]0, and Orion SoC family).
5 * Author: Mark A. Greer <mgreer@mvista.com>
7 * 2005 (c) MontaVista, Software, Inc. This file is licensed under
8 * the terms of the GNU General Public License version 2. This program
9 * is licensed "as is" without any warranty of any kind, whether express
12 #include <linux/kernel.h>
13 #include <linux/slab.h>
14 #include <linux/module.h>
15 #include <linux/spinlock.h>
16 #include <linux/i2c.h>
17 #include <linux/interrupt.h>
18 #include <linux/mv643xx_i2c.h>
19 #include <linux/platform_device.h>
20 #include <linux/reset.h>
23 #include <linux/of_device.h>
24 #include <linux/of_irq.h>
25 #include <linux/clk.h>
26 #include <linux/err.h>
27 #include <linux/delay.h>
29 #define MV64XXX_I2C_ADDR_ADDR(val) ((val & 0x7f) << 1)
30 #define MV64XXX_I2C_BAUD_DIV_N(val) (val & 0x7)
31 #define MV64XXX_I2C_BAUD_DIV_M(val) ((val & 0xf) << 3)
33 #define MV64XXX_I2C_REG_CONTROL_ACK BIT(2)
34 #define MV64XXX_I2C_REG_CONTROL_IFLG BIT(3)
35 #define MV64XXX_I2C_REG_CONTROL_STOP BIT(4)
36 #define MV64XXX_I2C_REG_CONTROL_START BIT(5)
37 #define MV64XXX_I2C_REG_CONTROL_TWSIEN BIT(6)
38 #define MV64XXX_I2C_REG_CONTROL_INTEN BIT(7)
40 /* Ctlr status values */
41 #define MV64XXX_I2C_STATUS_BUS_ERR 0x00
42 #define MV64XXX_I2C_STATUS_MAST_START 0x08
43 #define MV64XXX_I2C_STATUS_MAST_REPEAT_START 0x10
44 #define MV64XXX_I2C_STATUS_MAST_WR_ADDR_ACK 0x18
45 #define MV64XXX_I2C_STATUS_MAST_WR_ADDR_NO_ACK 0x20
46 #define MV64XXX_I2C_STATUS_MAST_WR_ACK 0x28
47 #define MV64XXX_I2C_STATUS_MAST_WR_NO_ACK 0x30
48 #define MV64XXX_I2C_STATUS_MAST_LOST_ARB 0x38
49 #define MV64XXX_I2C_STATUS_MAST_RD_ADDR_ACK 0x40
50 #define MV64XXX_I2C_STATUS_MAST_RD_ADDR_NO_ACK 0x48
51 #define MV64XXX_I2C_STATUS_MAST_RD_DATA_ACK 0x50
52 #define MV64XXX_I2C_STATUS_MAST_RD_DATA_NO_ACK 0x58
53 #define MV64XXX_I2C_STATUS_MAST_WR_ADDR_2_ACK 0xd0
54 #define MV64XXX_I2C_STATUS_MAST_WR_ADDR_2_NO_ACK 0xd8
55 #define MV64XXX_I2C_STATUS_MAST_RD_ADDR_2_ACK 0xe0
56 #define MV64XXX_I2C_STATUS_MAST_RD_ADDR_2_NO_ACK 0xe8
57 #define MV64XXX_I2C_STATUS_NO_STATUS 0xf8
59 /* Register defines (I2C bridge) */
60 #define MV64XXX_I2C_REG_TX_DATA_LO 0xc0
61 #define MV64XXX_I2C_REG_TX_DATA_HI 0xc4
62 #define MV64XXX_I2C_REG_RX_DATA_LO 0xc8
63 #define MV64XXX_I2C_REG_RX_DATA_HI 0xcc
64 #define MV64XXX_I2C_REG_BRIDGE_CONTROL 0xd0
65 #define MV64XXX_I2C_REG_BRIDGE_STATUS 0xd4
66 #define MV64XXX_I2C_REG_BRIDGE_INTR_CAUSE 0xd8
67 #define MV64XXX_I2C_REG_BRIDGE_INTR_MASK 0xdC
68 #define MV64XXX_I2C_REG_BRIDGE_TIMING 0xe0
70 /* Bridge Control values */
71 #define MV64XXX_I2C_BRIDGE_CONTROL_WR BIT(0)
72 #define MV64XXX_I2C_BRIDGE_CONTROL_RD BIT(1)
73 #define MV64XXX_I2C_BRIDGE_CONTROL_ADDR_SHIFT 2
74 #define MV64XXX_I2C_BRIDGE_CONTROL_ADDR_EXT BIT(12)
75 #define MV64XXX_I2C_BRIDGE_CONTROL_TX_SIZE_SHIFT 13
76 #define MV64XXX_I2C_BRIDGE_CONTROL_RX_SIZE_SHIFT 16
77 #define MV64XXX_I2C_BRIDGE_CONTROL_ENABLE BIT(19)
78 #define MV64XXX_I2C_BRIDGE_CONTROL_REPEATED_START BIT(20)
80 /* Bridge Status values */
81 #define MV64XXX_I2C_BRIDGE_STATUS_ERROR BIT(0)
85 MV64XXX_I2C_STATE_INVALID
,
86 MV64XXX_I2C_STATE_IDLE
,
87 MV64XXX_I2C_STATE_WAITING_FOR_START_COND
,
88 MV64XXX_I2C_STATE_WAITING_FOR_RESTART
,
89 MV64XXX_I2C_STATE_WAITING_FOR_ADDR_1_ACK
,
90 MV64XXX_I2C_STATE_WAITING_FOR_ADDR_2_ACK
,
91 MV64XXX_I2C_STATE_WAITING_FOR_SLAVE_ACK
,
92 MV64XXX_I2C_STATE_WAITING_FOR_SLAVE_DATA
,
97 MV64XXX_I2C_ACTION_INVALID
,
98 MV64XXX_I2C_ACTION_CONTINUE
,
99 MV64XXX_I2C_ACTION_SEND_RESTART
,
100 MV64XXX_I2C_ACTION_SEND_ADDR_1
,
101 MV64XXX_I2C_ACTION_SEND_ADDR_2
,
102 MV64XXX_I2C_ACTION_SEND_DATA
,
103 MV64XXX_I2C_ACTION_RCV_DATA
,
104 MV64XXX_I2C_ACTION_RCV_DATA_STOP
,
105 MV64XXX_I2C_ACTION_SEND_STOP
,
108 struct mv64xxx_i2c_regs
{
118 struct mv64xxx_i2c_data
{
119 struct i2c_msg
*msgs
;
126 void __iomem
*reg_base
;
127 struct mv64xxx_i2c_regs reg_offsets
;
137 #if defined(CONFIG_HAVE_CLK)
140 wait_queue_head_t waitq
;
143 struct i2c_adapter adapter
;
144 bool offload_enabled
;
145 /* 5us delay in order to avoid repeated start timing violation */
147 struct reset_control
*rstc
;
148 bool irq_clear_inverted
;
149 /* Clk div is 2 to the power n, not 2 to the power n + 1 */
153 static struct mv64xxx_i2c_regs mv64xxx_i2c_regs_mv64xxx
= {
163 static struct mv64xxx_i2c_regs mv64xxx_i2c_regs_sun4i
= {
174 mv64xxx_i2c_prepare_for_io(struct mv64xxx_i2c_data
*drv_data
,
179 drv_data
->cntl_bits
= MV64XXX_I2C_REG_CONTROL_ACK
|
180 MV64XXX_I2C_REG_CONTROL_INTEN
| MV64XXX_I2C_REG_CONTROL_TWSIEN
;
182 if (msg
->flags
& I2C_M_RD
)
185 if (msg
->flags
& I2C_M_TEN
) {
186 drv_data
->addr1
= 0xf0 | (((u32
)msg
->addr
& 0x300) >> 7) | dir
;
187 drv_data
->addr2
= (u32
)msg
->addr
& 0xff;
189 drv_data
->addr1
= MV64XXX_I2C_ADDR_ADDR((u32
)msg
->addr
) | dir
;
195 *****************************************************************************
197 * Finite State Machine & Interrupt Routines
199 *****************************************************************************
202 /* Reset hardware and initialize FSM */
204 mv64xxx_i2c_hw_init(struct mv64xxx_i2c_data
*drv_data
)
206 if (drv_data
->offload_enabled
) {
207 writel(0, drv_data
->reg_base
+ MV64XXX_I2C_REG_BRIDGE_CONTROL
);
208 writel(0, drv_data
->reg_base
+ MV64XXX_I2C_REG_BRIDGE_TIMING
);
209 writel(0, drv_data
->reg_base
+
210 MV64XXX_I2C_REG_BRIDGE_INTR_CAUSE
);
211 writel(0, drv_data
->reg_base
+
212 MV64XXX_I2C_REG_BRIDGE_INTR_MASK
);
215 writel(0, drv_data
->reg_base
+ drv_data
->reg_offsets
.soft_reset
);
216 writel(MV64XXX_I2C_BAUD_DIV_M(drv_data
->freq_m
) | MV64XXX_I2C_BAUD_DIV_N(drv_data
->freq_n
),
217 drv_data
->reg_base
+ drv_data
->reg_offsets
.clock
);
218 writel(0, drv_data
->reg_base
+ drv_data
->reg_offsets
.addr
);
219 writel(0, drv_data
->reg_base
+ drv_data
->reg_offsets
.ext_addr
);
220 writel(MV64XXX_I2C_REG_CONTROL_TWSIEN
| MV64XXX_I2C_REG_CONTROL_STOP
,
221 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
222 drv_data
->state
= MV64XXX_I2C_STATE_IDLE
;
226 mv64xxx_i2c_fsm(struct mv64xxx_i2c_data
*drv_data
, u32 status
)
229 * If state is idle, then this is likely the remnants of an old
230 * operation that driver has given up on or the user has killed.
231 * If so, issue the stop condition and go to idle.
233 if (drv_data
->state
== MV64XXX_I2C_STATE_IDLE
) {
234 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_STOP
;
238 /* The status from the ctlr [mostly] tells us what to do next */
240 /* Start condition interrupt */
241 case MV64XXX_I2C_STATUS_MAST_START
: /* 0x08 */
242 case MV64XXX_I2C_STATUS_MAST_REPEAT_START
: /* 0x10 */
243 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_ADDR_1
;
244 drv_data
->state
= MV64XXX_I2C_STATE_WAITING_FOR_ADDR_1_ACK
;
247 /* Performing a write */
248 case MV64XXX_I2C_STATUS_MAST_WR_ADDR_ACK
: /* 0x18 */
249 if (drv_data
->msg
->flags
& I2C_M_TEN
) {
250 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_ADDR_2
;
252 MV64XXX_I2C_STATE_WAITING_FOR_ADDR_2_ACK
;
256 case MV64XXX_I2C_STATUS_MAST_WR_ADDR_2_ACK
: /* 0xd0 */
257 case MV64XXX_I2C_STATUS_MAST_WR_ACK
: /* 0x28 */
258 if ((drv_data
->bytes_left
== 0)
259 || (drv_data
->aborting
260 && (drv_data
->byte_posn
!= 0))) {
261 if (drv_data
->send_stop
|| drv_data
->aborting
) {
262 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_STOP
;
263 drv_data
->state
= MV64XXX_I2C_STATE_IDLE
;
266 MV64XXX_I2C_ACTION_SEND_RESTART
;
268 MV64XXX_I2C_STATE_WAITING_FOR_RESTART
;
271 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_DATA
;
273 MV64XXX_I2C_STATE_WAITING_FOR_SLAVE_ACK
;
274 drv_data
->bytes_left
--;
278 /* Performing a read */
279 case MV64XXX_I2C_STATUS_MAST_RD_ADDR_ACK
: /* 40 */
280 if (drv_data
->msg
->flags
& I2C_M_TEN
) {
281 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_ADDR_2
;
283 MV64XXX_I2C_STATE_WAITING_FOR_ADDR_2_ACK
;
287 case MV64XXX_I2C_STATUS_MAST_RD_ADDR_2_ACK
: /* 0xe0 */
288 if (drv_data
->bytes_left
== 0) {
289 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_STOP
;
290 drv_data
->state
= MV64XXX_I2C_STATE_IDLE
;
294 case MV64XXX_I2C_STATUS_MAST_RD_DATA_ACK
: /* 0x50 */
295 if (status
!= MV64XXX_I2C_STATUS_MAST_RD_DATA_ACK
)
296 drv_data
->action
= MV64XXX_I2C_ACTION_CONTINUE
;
298 drv_data
->action
= MV64XXX_I2C_ACTION_RCV_DATA
;
299 drv_data
->bytes_left
--;
301 drv_data
->state
= MV64XXX_I2C_STATE_WAITING_FOR_SLAVE_DATA
;
303 if ((drv_data
->bytes_left
== 1) || drv_data
->aborting
)
304 drv_data
->cntl_bits
&= ~MV64XXX_I2C_REG_CONTROL_ACK
;
307 case MV64XXX_I2C_STATUS_MAST_RD_DATA_NO_ACK
: /* 0x58 */
308 drv_data
->action
= MV64XXX_I2C_ACTION_RCV_DATA_STOP
;
309 drv_data
->state
= MV64XXX_I2C_STATE_IDLE
;
312 case MV64XXX_I2C_STATUS_MAST_WR_ADDR_NO_ACK
: /* 0x20 */
313 case MV64XXX_I2C_STATUS_MAST_WR_NO_ACK
: /* 30 */
314 case MV64XXX_I2C_STATUS_MAST_RD_ADDR_NO_ACK
: /* 48 */
315 /* Doesn't seem to be a device at other end */
316 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_STOP
;
317 drv_data
->state
= MV64XXX_I2C_STATE_IDLE
;
318 drv_data
->rc
= -ENXIO
;
322 dev_err(&drv_data
->adapter
.dev
,
323 "mv64xxx_i2c_fsm: Ctlr Error -- state: 0x%x, "
324 "status: 0x%x, addr: 0x%x, flags: 0x%x\n",
325 drv_data
->state
, status
, drv_data
->msg
->addr
,
326 drv_data
->msg
->flags
);
327 drv_data
->action
= MV64XXX_I2C_ACTION_SEND_STOP
;
328 mv64xxx_i2c_hw_init(drv_data
);
333 static void mv64xxx_i2c_send_start(struct mv64xxx_i2c_data
*drv_data
)
335 drv_data
->msg
= drv_data
->msgs
;
336 drv_data
->byte_posn
= 0;
337 drv_data
->bytes_left
= drv_data
->msg
->len
;
338 drv_data
->aborting
= 0;
341 mv64xxx_i2c_prepare_for_io(drv_data
, drv_data
->msgs
);
342 writel(drv_data
->cntl_bits
| MV64XXX_I2C_REG_CONTROL_START
,
343 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
347 mv64xxx_i2c_do_action(struct mv64xxx_i2c_data
*drv_data
)
349 switch(drv_data
->action
) {
350 case MV64XXX_I2C_ACTION_SEND_RESTART
:
351 /* We should only get here if we have further messages */
352 BUG_ON(drv_data
->num_msgs
== 0);
355 drv_data
->num_msgs
--;
356 mv64xxx_i2c_send_start(drv_data
);
358 if (drv_data
->errata_delay
)
362 * We're never at the start of the message here, and by this
363 * time it's already too late to do any protocol mangling.
364 * Thankfully, do not advertise support for that feature.
366 drv_data
->send_stop
= drv_data
->num_msgs
== 1;
369 case MV64XXX_I2C_ACTION_CONTINUE
:
370 writel(drv_data
->cntl_bits
,
371 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
374 case MV64XXX_I2C_ACTION_SEND_ADDR_1
:
375 writel(drv_data
->addr1
,
376 drv_data
->reg_base
+ drv_data
->reg_offsets
.data
);
377 writel(drv_data
->cntl_bits
,
378 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
381 case MV64XXX_I2C_ACTION_SEND_ADDR_2
:
382 writel(drv_data
->addr2
,
383 drv_data
->reg_base
+ drv_data
->reg_offsets
.data
);
384 writel(drv_data
->cntl_bits
,
385 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
388 case MV64XXX_I2C_ACTION_SEND_DATA
:
389 writel(drv_data
->msg
->buf
[drv_data
->byte_posn
++],
390 drv_data
->reg_base
+ drv_data
->reg_offsets
.data
);
391 writel(drv_data
->cntl_bits
,
392 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
395 case MV64XXX_I2C_ACTION_RCV_DATA
:
396 drv_data
->msg
->buf
[drv_data
->byte_posn
++] =
397 readl(drv_data
->reg_base
+ drv_data
->reg_offsets
.data
);
398 writel(drv_data
->cntl_bits
,
399 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
402 case MV64XXX_I2C_ACTION_RCV_DATA_STOP
:
403 drv_data
->msg
->buf
[drv_data
->byte_posn
++] =
404 readl(drv_data
->reg_base
+ drv_data
->reg_offsets
.data
);
405 drv_data
->cntl_bits
&= ~MV64XXX_I2C_REG_CONTROL_INTEN
;
406 writel(drv_data
->cntl_bits
| MV64XXX_I2C_REG_CONTROL_STOP
,
407 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
409 if (drv_data
->errata_delay
)
412 wake_up(&drv_data
->waitq
);
415 case MV64XXX_I2C_ACTION_INVALID
:
417 dev_err(&drv_data
->adapter
.dev
,
418 "mv64xxx_i2c_do_action: Invalid action: %d\n",
423 case MV64XXX_I2C_ACTION_SEND_STOP
:
424 drv_data
->cntl_bits
&= ~MV64XXX_I2C_REG_CONTROL_INTEN
;
425 writel(drv_data
->cntl_bits
| MV64XXX_I2C_REG_CONTROL_STOP
,
426 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
428 wake_up(&drv_data
->waitq
);
434 mv64xxx_i2c_read_offload_rx_data(struct mv64xxx_i2c_data
*drv_data
,
439 buf
[0] = readl(drv_data
->reg_base
+ MV64XXX_I2C_REG_RX_DATA_LO
);
440 buf
[1] = readl(drv_data
->reg_base
+ MV64XXX_I2C_REG_RX_DATA_HI
);
442 memcpy(msg
->buf
, buf
, msg
->len
);
446 mv64xxx_i2c_intr_offload(struct mv64xxx_i2c_data
*drv_data
)
450 cause
= readl(drv_data
->reg_base
+
451 MV64XXX_I2C_REG_BRIDGE_INTR_CAUSE
);
455 status
= readl(drv_data
->reg_base
+
456 MV64XXX_I2C_REG_BRIDGE_STATUS
);
458 if (status
& MV64XXX_I2C_BRIDGE_STATUS_ERROR
) {
466 * Transaction is a one message read transaction, read data
469 if (drv_data
->num_msgs
== 1 && drv_data
->msgs
[0].flags
& I2C_M_RD
) {
470 mv64xxx_i2c_read_offload_rx_data(drv_data
, drv_data
->msgs
);
472 drv_data
->num_msgs
--;
475 * Transaction is a two messages write/read transaction, read
476 * data for the second (read) message.
478 else if (drv_data
->num_msgs
== 2 &&
479 !(drv_data
->msgs
[0].flags
& I2C_M_RD
) &&
480 drv_data
->msgs
[1].flags
& I2C_M_RD
) {
481 mv64xxx_i2c_read_offload_rx_data(drv_data
, drv_data
->msgs
+ 1);
483 drv_data
->num_msgs
-= 2;
487 writel(0, drv_data
->reg_base
+ MV64XXX_I2C_REG_BRIDGE_CONTROL
);
488 writel(0, drv_data
->reg_base
+
489 MV64XXX_I2C_REG_BRIDGE_INTR_CAUSE
);
492 wake_up(&drv_data
->waitq
);
498 mv64xxx_i2c_intr(int irq
, void *dev_id
)
500 struct mv64xxx_i2c_data
*drv_data
= dev_id
;
503 irqreturn_t rc
= IRQ_NONE
;
505 spin_lock_irqsave(&drv_data
->lock
, flags
);
507 if (drv_data
->offload_enabled
)
508 rc
= mv64xxx_i2c_intr_offload(drv_data
);
510 while (readl(drv_data
->reg_base
+ drv_data
->reg_offsets
.control
) &
511 MV64XXX_I2C_REG_CONTROL_IFLG
) {
512 status
= readl(drv_data
->reg_base
+ drv_data
->reg_offsets
.status
);
513 mv64xxx_i2c_fsm(drv_data
, status
);
514 mv64xxx_i2c_do_action(drv_data
);
516 if (drv_data
->irq_clear_inverted
)
517 writel(drv_data
->cntl_bits
| MV64XXX_I2C_REG_CONTROL_IFLG
,
518 drv_data
->reg_base
+ drv_data
->reg_offsets
.control
);
522 spin_unlock_irqrestore(&drv_data
->lock
, flags
);
528 *****************************************************************************
530 * I2C Msg Execution Routines
532 *****************************************************************************
535 mv64xxx_i2c_wait_for_completion(struct mv64xxx_i2c_data
*drv_data
)
541 time_left
= wait_event_timeout(drv_data
->waitq
,
542 !drv_data
->block
, drv_data
->adapter
.timeout
);
544 spin_lock_irqsave(&drv_data
->lock
, flags
);
545 if (!time_left
) { /* Timed out */
546 drv_data
->rc
= -ETIMEDOUT
;
548 } else if (time_left
< 0) { /* Interrupted/Error */
549 drv_data
->rc
= time_left
; /* errno value */
553 if (abort
&& drv_data
->block
) {
554 drv_data
->aborting
= 1;
555 spin_unlock_irqrestore(&drv_data
->lock
, flags
);
557 time_left
= wait_event_timeout(drv_data
->waitq
,
558 !drv_data
->block
, drv_data
->adapter
.timeout
);
560 if ((time_left
<= 0) && drv_data
->block
) {
561 drv_data
->state
= MV64XXX_I2C_STATE_IDLE
;
562 dev_err(&drv_data
->adapter
.dev
,
563 "mv64xxx: I2C bus locked, block: %d, "
564 "time_left: %d\n", drv_data
->block
,
566 mv64xxx_i2c_hw_init(drv_data
);
569 spin_unlock_irqrestore(&drv_data
->lock
, flags
);
573 mv64xxx_i2c_execute_msg(struct mv64xxx_i2c_data
*drv_data
, struct i2c_msg
*msg
,
578 spin_lock_irqsave(&drv_data
->lock
, flags
);
580 drv_data
->state
= MV64XXX_I2C_STATE_WAITING_FOR_START_COND
;
582 drv_data
->send_stop
= is_last
;
584 mv64xxx_i2c_send_start(drv_data
);
585 spin_unlock_irqrestore(&drv_data
->lock
, flags
);
587 mv64xxx_i2c_wait_for_completion(drv_data
);
592 mv64xxx_i2c_prepare_tx(struct mv64xxx_i2c_data
*drv_data
)
594 struct i2c_msg
*msg
= drv_data
->msgs
;
597 memcpy(buf
, msg
->buf
, msg
->len
);
599 writel(buf
[0], drv_data
->reg_base
+ MV64XXX_I2C_REG_TX_DATA_LO
);
600 writel(buf
[1], drv_data
->reg_base
+ MV64XXX_I2C_REG_TX_DATA_HI
);
604 mv64xxx_i2c_offload_xfer(struct mv64xxx_i2c_data
*drv_data
)
606 struct i2c_msg
*msgs
= drv_data
->msgs
;
607 int num
= drv_data
->num_msgs
;
608 unsigned long ctrl_reg
;
611 spin_lock_irqsave(&drv_data
->lock
, flags
);
613 /* Build transaction */
614 ctrl_reg
= MV64XXX_I2C_BRIDGE_CONTROL_ENABLE
|
615 (msgs
[0].addr
<< MV64XXX_I2C_BRIDGE_CONTROL_ADDR_SHIFT
);
617 if (msgs
[0].flags
& I2C_M_TEN
)
618 ctrl_reg
|= MV64XXX_I2C_BRIDGE_CONTROL_ADDR_EXT
;
620 /* Single write message transaction */
621 if (num
== 1 && !(msgs
[0].flags
& I2C_M_RD
)) {
622 size_t len
= msgs
[0].len
- 1;
624 ctrl_reg
|= MV64XXX_I2C_BRIDGE_CONTROL_WR
|
625 (len
<< MV64XXX_I2C_BRIDGE_CONTROL_TX_SIZE_SHIFT
);
626 mv64xxx_i2c_prepare_tx(drv_data
);
628 /* Single read message transaction */
629 else if (num
== 1 && msgs
[0].flags
& I2C_M_RD
) {
630 size_t len
= msgs
[0].len
- 1;
632 ctrl_reg
|= MV64XXX_I2C_BRIDGE_CONTROL_RD
|
633 (len
<< MV64XXX_I2C_BRIDGE_CONTROL_RX_SIZE_SHIFT
);
636 * Transaction with one write and one read message. This is
637 * guaranteed by the mv64xx_i2c_can_offload() checks.
640 size_t lentx
= msgs
[0].len
- 1;
641 size_t lenrx
= msgs
[1].len
- 1;
644 MV64XXX_I2C_BRIDGE_CONTROL_RD
|
645 MV64XXX_I2C_BRIDGE_CONTROL_WR
|
646 (lentx
<< MV64XXX_I2C_BRIDGE_CONTROL_TX_SIZE_SHIFT
) |
647 (lenrx
<< MV64XXX_I2C_BRIDGE_CONTROL_RX_SIZE_SHIFT
) |
648 MV64XXX_I2C_BRIDGE_CONTROL_REPEATED_START
;
649 mv64xxx_i2c_prepare_tx(drv_data
);
652 /* Execute transaction */
654 writel(ctrl_reg
, drv_data
->reg_base
+ MV64XXX_I2C_REG_BRIDGE_CONTROL
);
655 spin_unlock_irqrestore(&drv_data
->lock
, flags
);
657 mv64xxx_i2c_wait_for_completion(drv_data
);
663 mv64xxx_i2c_valid_offload_sz(struct i2c_msg
*msg
)
665 return msg
->len
<= 8 && msg
->len
>= 1;
669 mv64xxx_i2c_can_offload(struct mv64xxx_i2c_data
*drv_data
)
671 struct i2c_msg
*msgs
= drv_data
->msgs
;
672 int num
= drv_data
->num_msgs
;
674 if (!drv_data
->offload_enabled
)
678 * We can offload a transaction consisting of a single
679 * message, as long as the message has a length between 1 and
682 if (num
== 1 && mv64xxx_i2c_valid_offload_sz(msgs
))
686 * We can offload a transaction consisting of two messages, if
687 * the first is a write and a second is a read, and both have
688 * a length between 1 and 8 bytes.
691 mv64xxx_i2c_valid_offload_sz(msgs
) &&
692 mv64xxx_i2c_valid_offload_sz(msgs
+ 1) &&
693 !(msgs
[0].flags
& I2C_M_RD
) &&
694 msgs
[1].flags
& I2C_M_RD
)
701 *****************************************************************************
703 * I2C Core Support Routines (Interface to higher level I2C code)
705 *****************************************************************************
708 mv64xxx_i2c_functionality(struct i2c_adapter
*adap
)
710 return I2C_FUNC_I2C
| I2C_FUNC_10BIT_ADDR
| I2C_FUNC_SMBUS_EMUL
;
714 mv64xxx_i2c_xfer(struct i2c_adapter
*adap
, struct i2c_msg msgs
[], int num
)
716 struct mv64xxx_i2c_data
*drv_data
= i2c_get_adapdata(adap
);
719 BUG_ON(drv_data
->msgs
!= NULL
);
720 drv_data
->msgs
= msgs
;
721 drv_data
->num_msgs
= num
;
723 if (mv64xxx_i2c_can_offload(drv_data
))
724 rc
= mv64xxx_i2c_offload_xfer(drv_data
);
726 rc
= mv64xxx_i2c_execute_msg(drv_data
, &msgs
[0], num
== 1);
731 drv_data
->num_msgs
= 0;
732 drv_data
->msgs
= NULL
;
737 static const struct i2c_algorithm mv64xxx_i2c_algo
= {
738 .master_xfer
= mv64xxx_i2c_xfer
,
739 .functionality
= mv64xxx_i2c_functionality
,
743 *****************************************************************************
745 * Driver Interface & Early Init Routines
747 *****************************************************************************
749 static const struct of_device_id mv64xxx_i2c_of_match_table
[] = {
750 { .compatible
= "allwinner,sun4i-a10-i2c", .data
= &mv64xxx_i2c_regs_sun4i
},
751 { .compatible
= "allwinner,sun6i-a31-i2c", .data
= &mv64xxx_i2c_regs_sun4i
},
752 { .compatible
= "marvell,mv64xxx-i2c", .data
= &mv64xxx_i2c_regs_mv64xxx
},
753 { .compatible
= "marvell,mv78230-i2c", .data
= &mv64xxx_i2c_regs_mv64xxx
},
754 { .compatible
= "marvell,mv78230-a0-i2c", .data
= &mv64xxx_i2c_regs_mv64xxx
},
757 MODULE_DEVICE_TABLE(of
, mv64xxx_i2c_of_match_table
);
760 #ifdef CONFIG_HAVE_CLK
762 mv64xxx_calc_freq(struct mv64xxx_i2c_data
*drv_data
,
763 const int tclk
, const int n
, const int m
)
765 if (drv_data
->clk_n_base_0
)
766 return tclk
/ (10 * (m
+ 1) * (1 << n
));
768 return tclk
/ (10 * (m
+ 1) * (2 << n
));
772 mv64xxx_find_baud_factors(struct mv64xxx_i2c_data
*drv_data
,
773 const u32 req_freq
, const u32 tclk
)
775 int freq
, delta
, best_delta
= INT_MAX
;
778 for (n
= 0; n
<= 7; n
++)
779 for (m
= 0; m
<= 15; m
++) {
780 freq
= mv64xxx_calc_freq(drv_data
, tclk
, n
, m
);
781 delta
= req_freq
- freq
;
782 if (delta
>= 0 && delta
< best_delta
) {
783 drv_data
->freq_m
= m
;
784 drv_data
->freq_n
= n
;
790 if (best_delta
== INT_MAX
)
794 #endif /* CONFIG_HAVE_CLK */
797 mv64xxx_of_config(struct mv64xxx_i2c_data
*drv_data
,
800 /* CLK is mandatory when using DT to describe the i2c bus. We
801 * need to know tclk in order to calculate bus clock
804 #if !defined(CONFIG_HAVE_CLK)
805 /* Have OF but no CLK */
808 const struct of_device_id
*device
;
809 struct device_node
*np
= dev
->of_node
;
813 if (IS_ERR(drv_data
->clk
)) {
817 tclk
= clk_get_rate(drv_data
->clk
);
819 if (of_property_read_u32(np
, "clock-frequency", &bus_freq
))
820 bus_freq
= 100000; /* 100kHz by default */
822 if (of_device_is_compatible(np
, "allwinner,sun4i-a10-i2c") ||
823 of_device_is_compatible(np
, "allwinner,sun6i-a31-i2c"))
824 drv_data
->clk_n_base_0
= true;
826 if (!mv64xxx_find_baud_factors(drv_data
, bus_freq
, tclk
)) {
830 drv_data
->irq
= irq_of_parse_and_map(np
, 0);
832 drv_data
->rstc
= devm_reset_control_get_optional(dev
, NULL
);
833 if (IS_ERR(drv_data
->rstc
)) {
834 if (PTR_ERR(drv_data
->rstc
) == -EPROBE_DEFER
) {
839 reset_control_deassert(drv_data
->rstc
);
842 /* Its not yet defined how timeouts will be specified in device tree.
843 * So hard code the value to 1 second.
845 drv_data
->adapter
.timeout
= HZ
;
847 device
= of_match_device(mv64xxx_i2c_of_match_table
, dev
);
851 memcpy(&drv_data
->reg_offsets
, device
->data
, sizeof(drv_data
->reg_offsets
));
854 * For controllers embedded in new SoCs activate the
855 * Transaction Generator support and the errata fix.
857 if (of_device_is_compatible(np
, "marvell,mv78230-i2c")) {
858 drv_data
->offload_enabled
= true;
859 /* The delay is only needed in standard mode (100kHz) */
860 if (bus_freq
<= 100000)
861 drv_data
->errata_delay
= true;
864 if (of_device_is_compatible(np
, "marvell,mv78230-a0-i2c")) {
865 drv_data
->offload_enabled
= false;
866 /* The delay is only needed in standard mode (100kHz) */
867 if (bus_freq
<= 100000)
868 drv_data
->errata_delay
= true;
871 if (of_device_is_compatible(np
, "allwinner,sun6i-a31-i2c"))
872 drv_data
->irq_clear_inverted
= true;
878 #else /* CONFIG_OF */
880 mv64xxx_of_config(struct mv64xxx_i2c_data
*drv_data
,
885 #endif /* CONFIG_OF */
888 mv64xxx_i2c_probe(struct platform_device
*pd
)
890 struct mv64xxx_i2c_data
*drv_data
;
891 struct mv64xxx_i2c_pdata
*pdata
= dev_get_platdata(&pd
->dev
);
895 if ((!pdata
&& !pd
->dev
.of_node
))
898 drv_data
= devm_kzalloc(&pd
->dev
, sizeof(struct mv64xxx_i2c_data
),
903 r
= platform_get_resource(pd
, IORESOURCE_MEM
, 0);
904 drv_data
->reg_base
= devm_ioremap_resource(&pd
->dev
, r
);
905 if (IS_ERR(drv_data
->reg_base
))
906 return PTR_ERR(drv_data
->reg_base
);
908 strlcpy(drv_data
->adapter
.name
, MV64XXX_I2C_CTLR_NAME
" adapter",
909 sizeof(drv_data
->adapter
.name
));
911 init_waitqueue_head(&drv_data
->waitq
);
912 spin_lock_init(&drv_data
->lock
);
914 #if defined(CONFIG_HAVE_CLK)
915 /* Not all platforms have a clk */
916 drv_data
->clk
= devm_clk_get(&pd
->dev
, NULL
);
917 if (!IS_ERR(drv_data
->clk
)) {
918 clk_prepare(drv_data
->clk
);
919 clk_enable(drv_data
->clk
);
923 drv_data
->freq_m
= pdata
->freq_m
;
924 drv_data
->freq_n
= pdata
->freq_n
;
925 drv_data
->irq
= platform_get_irq(pd
, 0);
926 drv_data
->adapter
.timeout
= msecs_to_jiffies(pdata
->timeout
);
927 drv_data
->offload_enabled
= false;
928 memcpy(&drv_data
->reg_offsets
, &mv64xxx_i2c_regs_mv64xxx
, sizeof(drv_data
->reg_offsets
));
929 } else if (pd
->dev
.of_node
) {
930 rc
= mv64xxx_of_config(drv_data
, &pd
->dev
);
934 if (drv_data
->irq
< 0) {
939 drv_data
->adapter
.dev
.parent
= &pd
->dev
;
940 drv_data
->adapter
.algo
= &mv64xxx_i2c_algo
;
941 drv_data
->adapter
.owner
= THIS_MODULE
;
942 drv_data
->adapter
.class = I2C_CLASS_DEPRECATED
;
943 drv_data
->adapter
.nr
= pd
->id
;
944 drv_data
->adapter
.dev
.of_node
= pd
->dev
.of_node
;
945 platform_set_drvdata(pd
, drv_data
);
946 i2c_set_adapdata(&drv_data
->adapter
, drv_data
);
948 mv64xxx_i2c_hw_init(drv_data
);
950 rc
= request_irq(drv_data
->irq
, mv64xxx_i2c_intr
, 0,
951 MV64XXX_I2C_CTLR_NAME
, drv_data
);
953 dev_err(&drv_data
->adapter
.dev
,
954 "mv64xxx: Can't register intr handler irq%d: %d\n",
957 } else if ((rc
= i2c_add_numbered_adapter(&drv_data
->adapter
)) != 0) {
958 dev_err(&drv_data
->adapter
.dev
,
959 "mv64xxx: Can't add i2c adapter, rc: %d\n", -rc
);
966 free_irq(drv_data
->irq
, drv_data
);
968 if (!IS_ERR_OR_NULL(drv_data
->rstc
))
969 reset_control_assert(drv_data
->rstc
);
971 #if defined(CONFIG_HAVE_CLK)
972 /* Not all platforms have a clk */
973 if (!IS_ERR(drv_data
->clk
)) {
974 clk_disable(drv_data
->clk
);
975 clk_unprepare(drv_data
->clk
);
982 mv64xxx_i2c_remove(struct platform_device
*dev
)
984 struct mv64xxx_i2c_data
*drv_data
= platform_get_drvdata(dev
);
986 i2c_del_adapter(&drv_data
->adapter
);
987 free_irq(drv_data
->irq
, drv_data
);
988 if (!IS_ERR_OR_NULL(drv_data
->rstc
))
989 reset_control_assert(drv_data
->rstc
);
990 #if defined(CONFIG_HAVE_CLK)
991 /* Not all platforms have a clk */
992 if (!IS_ERR(drv_data
->clk
)) {
993 clk_disable(drv_data
->clk
);
994 clk_unprepare(drv_data
->clk
);
1001 static struct platform_driver mv64xxx_i2c_driver
= {
1002 .probe
= mv64xxx_i2c_probe
,
1003 .remove
= mv64xxx_i2c_remove
,
1005 .name
= MV64XXX_I2C_CTLR_NAME
,
1006 .of_match_table
= mv64xxx_i2c_of_match_table
,
1010 module_platform_driver(mv64xxx_i2c_driver
);
1012 MODULE_AUTHOR("Mark A. Greer <mgreer@mvista.com>");
1013 MODULE_DESCRIPTION("Marvell mv64xxx host bridge i2c ctlr driver");
1014 MODULE_LICENSE("GPL");