?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
dm thin metadata: fix __udivdi3 undefined on 32-bit
[linux/fpc-iii.git] / drivers / mmc / host / sdhci-esdhc-imx.c
blob8d838779fd1bcd856a7cf5169f673ccc4224379f
1 /*
2 * Freescale eSDHC i.MX controller driver for the platform bus.
3 *
4 * derived from the OF-version.
5 *
6 * Copyright (c) 2010 Pengutronix e.K.
7 * Author: Wolfram Sang <kernel@pengutronix.de>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
12 */
13
14 #include <linux/io.h>
15 #include <linux/delay.h>
16 #include <linux/err.h>
17 #include <linux/clk.h>
18 #include <linux/gpio.h>
19 #include <linux/module.h>
20 #include <linux/slab.h>
21 #include <linux/mmc/host.h>
22 #include <linux/mmc/mmc.h>
23 #include <linux/mmc/sdio.h>
24 #include <linux/mmc/slot-gpio.h>
25 #include <linux/of.h>
26 #include <linux/of_device.h>
27 #include <linux/of_gpio.h>
28 #include <linux/pinctrl/consumer.h>
29 #include <linux/platform_data/mmc-esdhc-imx.h>
30 #include <linux/pm_runtime.h>
31 #include "sdhci-pltfm.h"
32 #include "sdhci-esdhc.h"
33
34 #define ESDHC_CTRL_D3CD 0x08
35 #define ESDHC_BURST_LEN_EN_INCR (1 << 27)
36 /* VENDOR SPEC register */
37 #define ESDHC_VENDOR_SPEC 0xc0
38 #define ESDHC_VENDOR_SPEC_SDIO_QUIRK (1 << 1)
39 #define ESDHC_VENDOR_SPEC_VSELECT (1 << 1)
40 #define ESDHC_VENDOR_SPEC_FRC_SDCLK_ON (1 << 8)
41 #define ESDHC_WTMK_LVL 0x44
42 #define ESDHC_MIX_CTRL 0x48
43 #define ESDHC_MIX_CTRL_DDREN (1 << 3)
44 #define ESDHC_MIX_CTRL_AC23EN (1 << 7)
45 #define ESDHC_MIX_CTRL_EXE_TUNE (1 << 22)
46 #define ESDHC_MIX_CTRL_SMPCLK_SEL (1 << 23)
47 #define ESDHC_MIX_CTRL_FBCLK_SEL (1 << 25)
48 #define ESDHC_MIX_CTRL_HS400_EN (1 << 26)
49 /* Bits 3 and 6 are not SDHCI standard definitions */
50 #define ESDHC_MIX_CTRL_SDHCI_MASK 0xb7
51 /* Tuning bits */
52 #define ESDHC_MIX_CTRL_TUNING_MASK 0x03c00000
53
54 /* dll control register */
55 #define ESDHC_DLL_CTRL 0x60
56 #define ESDHC_DLL_OVERRIDE_VAL_SHIFT 9
57 #define ESDHC_DLL_OVERRIDE_EN_SHIFT 8
58
59 /* tune control register */
60 #define ESDHC_TUNE_CTRL_STATUS 0x68
61 #define ESDHC_TUNE_CTRL_STEP 1
62 #define ESDHC_TUNE_CTRL_MIN 0
63 #define ESDHC_TUNE_CTRL_MAX ((1 << 7) - 1)
64
65 /* strobe dll register */
66 #define ESDHC_STROBE_DLL_CTRL 0x70
67 #define ESDHC_STROBE_DLL_CTRL_ENABLE (1 << 0)
68 #define ESDHC_STROBE_DLL_CTRL_RESET (1 << 1)
69 #define ESDHC_STROBE_DLL_CTRL_SLV_DLY_TARGET_SHIFT 3
70
71 #define ESDHC_STROBE_DLL_STATUS 0x74
72 #define ESDHC_STROBE_DLL_STS_REF_LOCK (1 << 1)
73 #define ESDHC_STROBE_DLL_STS_SLV_LOCK 0x1
74
75 #define ESDHC_TUNING_CTRL 0xcc
76 #define ESDHC_STD_TUNING_EN (1 << 24)
77 /* NOTE: the minimum valid tuning start tap for mx6sl is 1 */
78 #define ESDHC_TUNING_START_TAP 0x1
79 #define ESDHC_TUNING_STEP_SHIFT 16
80
81 /* pinctrl state */
82 #define ESDHC_PINCTRL_STATE_100MHZ "state_100mhz"
83 #define ESDHC_PINCTRL_STATE_200MHZ "state_200mhz"
84
85 /*
86 * Our interpretation of the SDHCI_HOST_CONTROL register
87 */
88 #define ESDHC_CTRL_4BITBUS (0x1 << 1)
89 #define ESDHC_CTRL_8BITBUS (0x2 << 1)
90 #define ESDHC_CTRL_BUSWIDTH_MASK (0x3 << 1)
91
92 /*
93 * There is an INT DMA ERR mis-match between eSDHC and STD SDHC SPEC:
94 * Bit25 is used in STD SPEC, and is reserved in fsl eSDHC design,
95 * but bit28 is used as the INT DMA ERR in fsl eSDHC design.
96 * Define this macro DMA error INT for fsl eSDHC
97 */
98 #define ESDHC_INT_VENDOR_SPEC_DMA_ERR (1 << 28)
99
100 /*
101 * The CMDTYPE of the CMD register (offset 0xE) should be set to
102 * "11" when the STOP CMD12 is issued on imx53 to abort one
103 * open ended multi-blk IO. Otherwise the TC INT wouldn't
104 * be generated.
105 * In exact block transfer, the controller doesn't complete the
106 * operations automatically as required at the end of the
107 * transfer and remains on hold if the abort command is not sent.
108 * As a result, the TC flag is not asserted and SW received timeout
109 * exeception. Bit1 of Vendor Spec registor is used to fix it.
110 */
111 #define ESDHC_FLAG_MULTIBLK_NO_INT BIT(1)
112 /*
113 * The flag enables the workaround for ESDHC errata ENGcm07207 which
114 * affects i.MX25 and i.MX35.
115 */
116 #define ESDHC_FLAG_ENGCM07207 BIT(2)
117 /*
118 * The flag tells that the ESDHC controller is an USDHC block that is
119 * integrated on the i.MX6 series.
120 */
121 #define ESDHC_FLAG_USDHC BIT(3)
122 /* The IP supports manual tuning process */
123 #define ESDHC_FLAG_MAN_TUNING BIT(4)
124 /* The IP supports standard tuning process */
125 #define ESDHC_FLAG_STD_TUNING BIT(5)
126 /* The IP has SDHCI_CAPABILITIES_1 register */
127 #define ESDHC_FLAG_HAVE_CAP1 BIT(6)
128 /*
129 * The IP has errata ERR004536
130 * uSDHC: ADMA Length Mismatch Error occurs if the AHB read access is slow,
131 * when reading data from the card
132 */
133 #define ESDHC_FLAG_ERR004536 BIT(7)
134 /* The IP supports HS200 mode */
135 #define ESDHC_FLAG_HS200 BIT(8)
136 /* The IP supports HS400 mode */
137 #define ESDHC_FLAG_HS400 BIT(9)
138
139 /* A higher clock ferquency than this rate requires strobell dll control */
140 #define ESDHC_STROBE_DLL_CLK_FREQ 100000000
141
142 struct esdhc_soc_data {
143 u32 flags;
144 };
145
146 static struct esdhc_soc_data esdhc_imx25_data = {
147 .flags = ESDHC_FLAG_ENGCM07207,
148 };
149
150 static struct esdhc_soc_data esdhc_imx35_data = {
151 .flags = ESDHC_FLAG_ENGCM07207,
152 };
153
154 static struct esdhc_soc_data esdhc_imx51_data = {
155 .flags = 0,
156 };
157
158 static struct esdhc_soc_data esdhc_imx53_data = {
159 .flags = ESDHC_FLAG_MULTIBLK_NO_INT,
160 };
161
162 static struct esdhc_soc_data usdhc_imx6q_data = {
163 .flags = ESDHC_FLAG_USDHC | ESDHC_FLAG_MAN_TUNING,
164 };
165
166 static struct esdhc_soc_data usdhc_imx6sl_data = {
167 .flags = ESDHC_FLAG_USDHC | ESDHC_FLAG_STD_TUNING
168 | ESDHC_FLAG_HAVE_CAP1 | ESDHC_FLAG_ERR004536
169 | ESDHC_FLAG_HS200,
170 };
171
172 static struct esdhc_soc_data usdhc_imx6sx_data = {
173 .flags = ESDHC_FLAG_USDHC | ESDHC_FLAG_STD_TUNING
174 | ESDHC_FLAG_HAVE_CAP1 | ESDHC_FLAG_HS200,
175 };
176
177 static struct esdhc_soc_data usdhc_imx7d_data = {
178 .flags = ESDHC_FLAG_USDHC | ESDHC_FLAG_STD_TUNING
179 | ESDHC_FLAG_HAVE_CAP1 | ESDHC_FLAG_HS200
180 | ESDHC_FLAG_HS400,
181 };
182
183 struct pltfm_imx_data {
184 u32 scratchpad;
185 struct pinctrl *pinctrl;
186 struct pinctrl_state *pins_default;
187 struct pinctrl_state *pins_100mhz;
188 struct pinctrl_state *pins_200mhz;
189 const struct esdhc_soc_data *socdata;
190 struct esdhc_platform_data boarddata;
191 struct clk *clk_ipg;
192 struct clk *clk_ahb;
193 struct clk *clk_per;
194 enum {
195 NO_CMD_PENDING, /* no multiblock command pending*/
196 MULTIBLK_IN_PROCESS, /* exact multiblock cmd in process */
197 WAIT_FOR_INT, /* sent CMD12, waiting for response INT */
198 } multiblock_status;
199 u32 is_ddr;
200 };
201
202 static const struct platform_device_id imx_esdhc_devtype[] = {
203 {
204 .name = "sdhci-esdhc-imx25",
205 .driver_data = (kernel_ulong_t) &esdhc_imx25_data,
206 }, {
207 .name = "sdhci-esdhc-imx35",
208 .driver_data = (kernel_ulong_t) &esdhc_imx35_data,
209 }, {
210 .name = "sdhci-esdhc-imx51",
211 .driver_data = (kernel_ulong_t) &esdhc_imx51_data,
212 }, {
213 /* sentinel */
214 }
215 };
216 MODULE_DEVICE_TABLE(platform, imx_esdhc_devtype);
217
218 static const struct of_device_id imx_esdhc_dt_ids[] = {
219 { .compatible = "fsl,imx25-esdhc", .data = &esdhc_imx25_data, },
220 { .compatible = "fsl,imx35-esdhc", .data = &esdhc_imx35_data, },
221 { .compatible = "fsl,imx51-esdhc", .data = &esdhc_imx51_data, },
222 { .compatible = "fsl,imx53-esdhc", .data = &esdhc_imx53_data, },
223 { .compatible = "fsl,imx6sx-usdhc", .data = &usdhc_imx6sx_data, },
224 { .compatible = "fsl,imx6sl-usdhc", .data = &usdhc_imx6sl_data, },
225 { .compatible = "fsl,imx6q-usdhc", .data = &usdhc_imx6q_data, },
226 { .compatible = "fsl,imx7d-usdhc", .data = &usdhc_imx7d_data, },
227 { /* sentinel */ }
228 };
229 MODULE_DEVICE_TABLE(of, imx_esdhc_dt_ids);
230
231 static inline int is_imx25_esdhc(struct pltfm_imx_data *data)
232 {
233 return data->socdata == &esdhc_imx25_data;
234 }
235
236 static inline int is_imx53_esdhc(struct pltfm_imx_data *data)
237 {
238 return data->socdata == &esdhc_imx53_data;
239 }
240
241 static inline int is_imx6q_usdhc(struct pltfm_imx_data *data)
242 {
243 return data->socdata == &usdhc_imx6q_data;
244 }
245
246 static inline int esdhc_is_usdhc(struct pltfm_imx_data *data)
247 {
248 return !!(data->socdata->flags & ESDHC_FLAG_USDHC);
249 }
250
251 static inline void esdhc_clrset_le(struct sdhci_host *host, u32 mask, u32 val, int reg)
252 {
253 void __iomem *base = host->ioaddr + (reg & ~0x3);
254 u32 shift = (reg & 0x3) * 8;
255
256 writel(((readl(base) & ~(mask << shift)) | (val << shift)), base);
257 }
258
259 static u32 esdhc_readl_le(struct sdhci_host *host, int reg)
260 {
261 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
262 struct pltfm_imx_data *imx_data = pltfm_host->priv;
263 u32 val = readl(host->ioaddr + reg);
264
265 if (unlikely(reg == SDHCI_PRESENT_STATE)) {
266 u32 fsl_prss = val;
267 /* save the least 20 bits */
268 val = fsl_prss & 0x000FFFFF;
269 /* move dat[0-3] bits */
270 val |= (fsl_prss & 0x0F000000) >> 4;
271 /* move cmd line bit */
272 val |= (fsl_prss & 0x00800000) << 1;
273 }
274
275 if (unlikely(reg == SDHCI_CAPABILITIES)) {
276 /* ignore bit[0-15] as it stores cap_1 register val for mx6sl */
277 if (imx_data->socdata->flags & ESDHC_FLAG_HAVE_CAP1)
278 val &= 0xffff0000;
279
280 /* In FSL esdhc IC module, only bit20 is used to indicate the
281 * ADMA2 capability of esdhc, but this bit is messed up on
282 * some SOCs (e.g. on MX25, MX35 this bit is set, but they
283 * don't actually support ADMA2). So set the BROKEN_ADMA
284 * uirk on MX25/35 platforms.
285 */
286
287 if (val & SDHCI_CAN_DO_ADMA1) {
288 val &= ~SDHCI_CAN_DO_ADMA1;
289 val |= SDHCI_CAN_DO_ADMA2;
290 }
291 }
292
293 if (unlikely(reg == SDHCI_CAPABILITIES_1)) {
294 if (esdhc_is_usdhc(imx_data)) {
295 if (imx_data->socdata->flags & ESDHC_FLAG_HAVE_CAP1)
296 val = readl(host->ioaddr + SDHCI_CAPABILITIES) & 0xFFFF;
297 else
298 /* imx6q/dl does not have cap_1 register, fake one */
299 val = SDHCI_SUPPORT_DDR50 | SDHCI_SUPPORT_SDR104
300 | SDHCI_SUPPORT_SDR50
301 | SDHCI_USE_SDR50_TUNING;
302
303 if (imx_data->socdata->flags & ESDHC_FLAG_HS400)
304 val |= SDHCI_SUPPORT_HS400;
305 }
306 }
307
308 if (unlikely(reg == SDHCI_MAX_CURRENT) && esdhc_is_usdhc(imx_data)) {
309 val = 0;
310 val |= 0xFF << SDHCI_MAX_CURRENT_330_SHIFT;
311 val |= 0xFF << SDHCI_MAX_CURRENT_300_SHIFT;
312 val |= 0xFF << SDHCI_MAX_CURRENT_180_SHIFT;
313 }
314
315 if (unlikely(reg == SDHCI_INT_STATUS)) {
316 if (val & ESDHC_INT_VENDOR_SPEC_DMA_ERR) {
317 val &= ~ESDHC_INT_VENDOR_SPEC_DMA_ERR;
318 val |= SDHCI_INT_ADMA_ERROR;
319 }
320
321 /*
322 * mask off the interrupt we get in response to the manually
323 * sent CMD12
324 */
325 if ((imx_data->multiblock_status == WAIT_FOR_INT) &&
326 ((val & SDHCI_INT_RESPONSE) == SDHCI_INT_RESPONSE)) {
327 val &= ~SDHCI_INT_RESPONSE;
328 writel(SDHCI_INT_RESPONSE, host->ioaddr +
329 SDHCI_INT_STATUS);
330 imx_data->multiblock_status = NO_CMD_PENDING;
331 }
332 }
333
334 return val;
335 }
336
337 static void esdhc_writel_le(struct sdhci_host *host, u32 val, int reg)
338 {
339 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
340 struct pltfm_imx_data *imx_data = pltfm_host->priv;
341 u32 data;
342
343 if (unlikely(reg == SDHCI_INT_ENABLE || reg == SDHCI_SIGNAL_ENABLE)) {
344 if ((val & SDHCI_INT_CARD_INT) && !esdhc_is_usdhc(imx_data)) {
345 /*
346 * Clear and then set D3CD bit to avoid missing the
347 * card interrupt. This is a eSDHC controller problem
348 * so we need to apply the following workaround: clear
349 * and set D3CD bit will make eSDHC re-sample the card
350 * interrupt. In case a card interrupt was lost,
351 * re-sample it by the following steps.
352 */
353 data = readl(host->ioaddr + SDHCI_HOST_CONTROL);
354 data &= ~ESDHC_CTRL_D3CD;
355 writel(data, host->ioaddr + SDHCI_HOST_CONTROL);
356 data |= ESDHC_CTRL_D3CD;
357 writel(data, host->ioaddr + SDHCI_HOST_CONTROL);
358 }
359
360 if (val & SDHCI_INT_ADMA_ERROR) {
361 val &= ~SDHCI_INT_ADMA_ERROR;
362 val |= ESDHC_INT_VENDOR_SPEC_DMA_ERR;
363 }
364 }
365
366 if (unlikely((imx_data->socdata->flags & ESDHC_FLAG_MULTIBLK_NO_INT)
367 && (reg == SDHCI_INT_STATUS)
368 && (val & SDHCI_INT_DATA_END))) {
369 u32 v;
370 v = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
371 v &= ~ESDHC_VENDOR_SPEC_SDIO_QUIRK;
372 writel(v, host->ioaddr + ESDHC_VENDOR_SPEC);
373
374 if (imx_data->multiblock_status == MULTIBLK_IN_PROCESS)
375 {
376 /* send a manual CMD12 with RESPTYP=none */
377 data = MMC_STOP_TRANSMISSION << 24 |
378 SDHCI_CMD_ABORTCMD << 16;
379 writel(data, host->ioaddr + SDHCI_TRANSFER_MODE);
380 imx_data->multiblock_status = WAIT_FOR_INT;
381 }
382 }
383
384 writel(val, host->ioaddr + reg);
385 }
386
387 static u16 esdhc_readw_le(struct sdhci_host *host, int reg)
388 {
389 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
390 struct pltfm_imx_data *imx_data = pltfm_host->priv;
391 u16 ret = 0;
392 u32 val;
393
394 if (unlikely(reg == SDHCI_HOST_VERSION)) {
395 reg ^= 2;
396 if (esdhc_is_usdhc(imx_data)) {
397 /*
398 * The usdhc register returns a wrong host version.
399 * Correct it here.
400 */
401 return SDHCI_SPEC_300;
402 }
403 }
404
405 if (unlikely(reg == SDHCI_HOST_CONTROL2)) {
406 val = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
407 if (val & ESDHC_VENDOR_SPEC_VSELECT)
408 ret |= SDHCI_CTRL_VDD_180;
409
410 if (esdhc_is_usdhc(imx_data)) {
411 if (imx_data->socdata->flags & ESDHC_FLAG_MAN_TUNING)
412 val = readl(host->ioaddr + ESDHC_MIX_CTRL);
413 else if (imx_data->socdata->flags & ESDHC_FLAG_STD_TUNING)
414 /* the std tuning bits is in ACMD12_ERR for imx6sl */
415 val = readl(host->ioaddr + SDHCI_ACMD12_ERR);
416 }
417
418 if (val & ESDHC_MIX_CTRL_EXE_TUNE)
419 ret |= SDHCI_CTRL_EXEC_TUNING;
420 if (val & ESDHC_MIX_CTRL_SMPCLK_SEL)
421 ret |= SDHCI_CTRL_TUNED_CLK;
422
423 ret &= ~SDHCI_CTRL_PRESET_VAL_ENABLE;
424
425 return ret;
426 }
427
428 if (unlikely(reg == SDHCI_TRANSFER_MODE)) {
429 if (esdhc_is_usdhc(imx_data)) {
430 u32 m = readl(host->ioaddr + ESDHC_MIX_CTRL);
431 ret = m & ESDHC_MIX_CTRL_SDHCI_MASK;
432 /* Swap AC23 bit */
433 if (m & ESDHC_MIX_CTRL_AC23EN) {
434 ret &= ~ESDHC_MIX_CTRL_AC23EN;
435 ret |= SDHCI_TRNS_AUTO_CMD23;
436 }
437 } else {
438 ret = readw(host->ioaddr + SDHCI_TRANSFER_MODE);
439 }
440
441 return ret;
442 }
443
444 return readw(host->ioaddr + reg);
445 }
446
447 static void esdhc_writew_le(struct sdhci_host *host, u16 val, int reg)
448 {
449 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
450 struct pltfm_imx_data *imx_data = pltfm_host->priv;
451 u32 new_val = 0;
452
453 switch (reg) {
454 case SDHCI_CLOCK_CONTROL:
455 new_val = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
456 if (val & SDHCI_CLOCK_CARD_EN)
457 new_val |= ESDHC_VENDOR_SPEC_FRC_SDCLK_ON;
458 else
459 new_val &= ~ESDHC_VENDOR_SPEC_FRC_SDCLK_ON;
460 writel(new_val, host->ioaddr + ESDHC_VENDOR_SPEC);
461 return;
462 case SDHCI_HOST_CONTROL2:
463 new_val = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
464 if (val & SDHCI_CTRL_VDD_180)
465 new_val |= ESDHC_VENDOR_SPEC_VSELECT;
466 else
467 new_val &= ~ESDHC_VENDOR_SPEC_VSELECT;
468 writel(new_val, host->ioaddr + ESDHC_VENDOR_SPEC);
469 if (imx_data->socdata->flags & ESDHC_FLAG_MAN_TUNING) {
470 new_val = readl(host->ioaddr + ESDHC_MIX_CTRL);
471 if (val & SDHCI_CTRL_TUNED_CLK)
472 new_val |= ESDHC_MIX_CTRL_SMPCLK_SEL;
473 else
474 new_val &= ~ESDHC_MIX_CTRL_SMPCLK_SEL;
475 writel(new_val , host->ioaddr + ESDHC_MIX_CTRL);
476 } else if (imx_data->socdata->flags & ESDHC_FLAG_STD_TUNING) {
477 u32 v = readl(host->ioaddr + SDHCI_ACMD12_ERR);
478 u32 m = readl(host->ioaddr + ESDHC_MIX_CTRL);
479 u32 tuning_ctrl;
480 if (val & SDHCI_CTRL_TUNED_CLK) {
481 v |= ESDHC_MIX_CTRL_SMPCLK_SEL;
482 } else {
483 v &= ~ESDHC_MIX_CTRL_SMPCLK_SEL;
484 m &= ~ESDHC_MIX_CTRL_FBCLK_SEL;
485 }
486
487 if (val & SDHCI_CTRL_EXEC_TUNING) {
488 v |= ESDHC_MIX_CTRL_EXE_TUNE;
489 m |= ESDHC_MIX_CTRL_FBCLK_SEL;
490 tuning_ctrl = readl(host->ioaddr + ESDHC_TUNING_CTRL);
491 tuning_ctrl |= ESDHC_STD_TUNING_EN | ESDHC_TUNING_START_TAP;
492 if (imx_data->boarddata.tuning_step)
493 tuning_ctrl |= imx_data->boarddata.tuning_step << ESDHC_TUNING_STEP_SHIFT;
494 writel(tuning_ctrl, host->ioaddr + ESDHC_TUNING_CTRL);
495 } else {
496 v &= ~ESDHC_MIX_CTRL_EXE_TUNE;
497 }
498
499 writel(v, host->ioaddr + SDHCI_ACMD12_ERR);
500 writel(m, host->ioaddr + ESDHC_MIX_CTRL);
501 }
502 return;
503 case SDHCI_TRANSFER_MODE:
504 if ((imx_data->socdata->flags & ESDHC_FLAG_MULTIBLK_NO_INT)
505 && (host->cmd->opcode == SD_IO_RW_EXTENDED)
506 && (host->cmd->data->blocks > 1)
507 && (host->cmd->data->flags & MMC_DATA_READ)) {
508 u32 v;
509 v = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
510 v |= ESDHC_VENDOR_SPEC_SDIO_QUIRK;
511 writel(v, host->ioaddr + ESDHC_VENDOR_SPEC);
512 }
513
514 if (esdhc_is_usdhc(imx_data)) {
515 u32 m = readl(host->ioaddr + ESDHC_MIX_CTRL);
516 /* Swap AC23 bit */
517 if (val & SDHCI_TRNS_AUTO_CMD23) {
518 val &= ~SDHCI_TRNS_AUTO_CMD23;
519 val |= ESDHC_MIX_CTRL_AC23EN;
520 }
521 m = val | (m & ~ESDHC_MIX_CTRL_SDHCI_MASK);
522 writel(m, host->ioaddr + ESDHC_MIX_CTRL);
523 } else {
524 /*
525 * Postpone this write, we must do it together with a
526 * command write that is down below.
527 */
528 imx_data->scratchpad = val;
529 }
530 return;
531 case SDHCI_COMMAND:
532 if (host->cmd->opcode == MMC_STOP_TRANSMISSION)
533 val |= SDHCI_CMD_ABORTCMD;
534
535 if ((host->cmd->opcode == MMC_SET_BLOCK_COUNT) &&
536 (imx_data->socdata->flags & ESDHC_FLAG_MULTIBLK_NO_INT))
537 imx_data->multiblock_status = MULTIBLK_IN_PROCESS;
538
539 if (esdhc_is_usdhc(imx_data))
540 writel(val << 16,
541 host->ioaddr + SDHCI_TRANSFER_MODE);
542 else
543 writel(val << 16 | imx_data->scratchpad,
544 host->ioaddr + SDHCI_TRANSFER_MODE);
545 return;
546 case SDHCI_BLOCK_SIZE:
547 val &= ~SDHCI_MAKE_BLKSZ(0x7, 0);
548 break;
549 }
550 esdhc_clrset_le(host, 0xffff, val, reg);
551 }
552
553 static void esdhc_writeb_le(struct sdhci_host *host, u8 val, int reg)
554 {
555 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
556 struct pltfm_imx_data *imx_data = pltfm_host->priv;
557 u32 new_val;
558 u32 mask;
559
560 switch (reg) {
561 case SDHCI_POWER_CONTROL:
562 /*
563 * FSL put some DMA bits here
564 * If your board has a regulator, code should be here
565 */
566 return;
567 case SDHCI_HOST_CONTROL:
568 /* FSL messed up here, so we need to manually compose it. */
569 new_val = val & SDHCI_CTRL_LED;
570 /* ensure the endianness */
571 new_val |= ESDHC_HOST_CONTROL_LE;
572 /* bits 8&9 are reserved on mx25 */
573 if (!is_imx25_esdhc(imx_data)) {
574 /* DMA mode bits are shifted */
575 new_val |= (val & SDHCI_CTRL_DMA_MASK) << 5;
576 }
577
578 /*
579 * Do not touch buswidth bits here. This is done in
580 * esdhc_pltfm_bus_width.
581 * Do not touch the D3CD bit either which is used for the
582 * SDIO interrupt errata workaround.
583 */
584 mask = 0xffff & ~(ESDHC_CTRL_BUSWIDTH_MASK | ESDHC_CTRL_D3CD);
585
586 esdhc_clrset_le(host, mask, new_val, reg);
587 return;
588 }
589 esdhc_clrset_le(host, 0xff, val, reg);
590
591 /*
592 * The esdhc has a design violation to SDHC spec which tells
593 * that software reset should not affect card detection circuit.
594 * But esdhc clears its SYSCTL register bits [0..2] during the
595 * software reset. This will stop those clocks that card detection
596 * circuit relies on. To work around it, we turn the clocks on back
597 * to keep card detection circuit functional.
598 */
599 if ((reg == SDHCI_SOFTWARE_RESET) && (val & 1)) {
600 esdhc_clrset_le(host, 0x7, 0x7, ESDHC_SYSTEM_CONTROL);
601 /*
602 * The reset on usdhc fails to clear MIX_CTRL register.
603 * Do it manually here.
604 */
605 if (esdhc_is_usdhc(imx_data)) {
606 /* the tuning bits should be kept during reset */
607 new_val = readl(host->ioaddr + ESDHC_MIX_CTRL);
608 writel(new_val & ESDHC_MIX_CTRL_TUNING_MASK,
609 host->ioaddr + ESDHC_MIX_CTRL);
610 imx_data->is_ddr = 0;
611 }
612 }
613 }
614
615 static unsigned int esdhc_pltfm_get_max_clock(struct sdhci_host *host)
616 {
617 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
618
619 return pltfm_host->clock;
620 }
621
622 static unsigned int esdhc_pltfm_get_min_clock(struct sdhci_host *host)
623 {
624 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
625
626 return pltfm_host->clock / 256 / 16;
627 }
628
629 static inline void esdhc_pltfm_set_clock(struct sdhci_host *host,
630 unsigned int clock)
631 {
632 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
633 struct pltfm_imx_data *imx_data = pltfm_host->priv;
634 unsigned int host_clock = pltfm_host->clock;
635 int pre_div = 2;
636 int div = 1;
637 u32 temp, val;
638
639 if (clock == 0) {
640 host->mmc->actual_clock = 0;
641
642 if (esdhc_is_usdhc(imx_data)) {
643 val = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
644 writel(val & ~ESDHC_VENDOR_SPEC_FRC_SDCLK_ON,
645 host->ioaddr + ESDHC_VENDOR_SPEC);
646 }
647 return;
648 }
649
650 if (esdhc_is_usdhc(imx_data) && !imx_data->is_ddr)
651 pre_div = 1;
652
653 temp = sdhci_readl(host, ESDHC_SYSTEM_CONTROL);
654 temp &= ~(ESDHC_CLOCK_IPGEN | ESDHC_CLOCK_HCKEN | ESDHC_CLOCK_PEREN
655 | ESDHC_CLOCK_MASK);
656 sdhci_writel(host, temp, ESDHC_SYSTEM_CONTROL);
657
658 while (host_clock / pre_div / 16 > clock && pre_div < 256)
659 pre_div *= 2;
660
661 while (host_clock / pre_div / div > clock && div < 16)
662 div++;
663
664 host->mmc->actual_clock = host_clock / pre_div / div;
665 dev_dbg(mmc_dev(host->mmc), "desired SD clock: %d, actual: %d\n",
666 clock, host->mmc->actual_clock);
667
668 if (imx_data->is_ddr)
669 pre_div >>= 2;
670 else
671 pre_div >>= 1;
672 div--;
673
674 temp = sdhci_readl(host, ESDHC_SYSTEM_CONTROL);
675 temp |= (ESDHC_CLOCK_IPGEN | ESDHC_CLOCK_HCKEN | ESDHC_CLOCK_PEREN
676 | (div << ESDHC_DIVIDER_SHIFT)
677 | (pre_div << ESDHC_PREDIV_SHIFT));
678 sdhci_writel(host, temp, ESDHC_SYSTEM_CONTROL);
679
680 if (esdhc_is_usdhc(imx_data)) {
681 val = readl(host->ioaddr + ESDHC_VENDOR_SPEC);
682 writel(val | ESDHC_VENDOR_SPEC_FRC_SDCLK_ON,
683 host->ioaddr + ESDHC_VENDOR_SPEC);
684 }
685
686 mdelay(1);
687 }
688
689 static unsigned int esdhc_pltfm_get_ro(struct sdhci_host *host)
690 {
691 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
692 struct pltfm_imx_data *imx_data = pltfm_host->priv;
693 struct esdhc_platform_data *boarddata = &imx_data->boarddata;
694
695 switch (boarddata->wp_type) {
696 case ESDHC_WP_GPIO:
697 return mmc_gpio_get_ro(host->mmc);
698 case ESDHC_WP_CONTROLLER:
699 return !(readl(host->ioaddr + SDHCI_PRESENT_STATE) &
700 SDHCI_WRITE_PROTECT);
701 case ESDHC_WP_NONE:
702 break;
703 }
704
705 return -ENOSYS;
706 }
707
708 static void esdhc_pltfm_set_bus_width(struct sdhci_host *host, int width)
709 {
710 u32 ctrl;
711
712 switch (width) {
713 case MMC_BUS_WIDTH_8:
714 ctrl = ESDHC_CTRL_8BITBUS;
715 break;
716 case MMC_BUS_WIDTH_4:
717 ctrl = ESDHC_CTRL_4BITBUS;
718 break;
719 default:
720 ctrl = 0;
721 break;
722 }
723
724 esdhc_clrset_le(host, ESDHC_CTRL_BUSWIDTH_MASK, ctrl,
725 SDHCI_HOST_CONTROL);
726 }
727
728 static void esdhc_prepare_tuning(struct sdhci_host *host, u32 val)
729 {
730 u32 reg;
731
732 /* FIXME: delay a bit for card to be ready for next tuning due to errors */
733 mdelay(1);
734
735 reg = readl(host->ioaddr + ESDHC_MIX_CTRL);
736 reg |= ESDHC_MIX_CTRL_EXE_TUNE | ESDHC_MIX_CTRL_SMPCLK_SEL |
737 ESDHC_MIX_CTRL_FBCLK_SEL;
738 writel(reg, host->ioaddr + ESDHC_MIX_CTRL);
739 writel(val << 8, host->ioaddr + ESDHC_TUNE_CTRL_STATUS);
740 dev_dbg(mmc_dev(host->mmc),
741 "tunning with delay 0x%x ESDHC_TUNE_CTRL_STATUS 0x%x\n",
742 val, readl(host->ioaddr + ESDHC_TUNE_CTRL_STATUS));
743 }
744
745 static void esdhc_post_tuning(struct sdhci_host *host)
746 {
747 u32 reg;
748
749 reg = readl(host->ioaddr + ESDHC_MIX_CTRL);
750 reg &= ~ESDHC_MIX_CTRL_EXE_TUNE;
751 writel(reg, host->ioaddr + ESDHC_MIX_CTRL);
752 }
753
754 static int esdhc_executing_tuning(struct sdhci_host *host, u32 opcode)
755 {
756 int min, max, avg, ret;
757
758 /* find the mininum delay first which can pass tuning */
759 min = ESDHC_TUNE_CTRL_MIN;
760 while (min < ESDHC_TUNE_CTRL_MAX) {
761 esdhc_prepare_tuning(host, min);
762 if (!mmc_send_tuning(host->mmc, opcode, NULL))
763 break;
764 min += ESDHC_TUNE_CTRL_STEP;
765 }
766
767 /* find the maxinum delay which can not pass tuning */
768 max = min + ESDHC_TUNE_CTRL_STEP;
769 while (max < ESDHC_TUNE_CTRL_MAX) {
770 esdhc_prepare_tuning(host, max);
771 if (mmc_send_tuning(host->mmc, opcode, NULL)) {
772 max -= ESDHC_TUNE_CTRL_STEP;
773 break;
774 }
775 max += ESDHC_TUNE_CTRL_STEP;
776 }
777
778 /* use average delay to get the best timing */
779 avg = (min + max) / 2;
780 esdhc_prepare_tuning(host, avg);
781 ret = mmc_send_tuning(host->mmc, opcode, NULL);
782 esdhc_post_tuning(host);
783
784 dev_dbg(mmc_dev(host->mmc), "tunning %s at 0x%x ret %d\n",
785 ret ? "failed" : "passed", avg, ret);
786
787 return ret;
788 }
789
790 static int esdhc_change_pinstate(struct sdhci_host *host,
791 unsigned int uhs)
792 {
793 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
794 struct pltfm_imx_data *imx_data = pltfm_host->priv;
795 struct pinctrl_state *pinctrl;
796
797 dev_dbg(mmc_dev(host->mmc), "change pinctrl state for uhs %d\n", uhs);
798
799 if (IS_ERR(imx_data->pinctrl) ||
800 IS_ERR(imx_data->pins_default) ||
801 IS_ERR(imx_data->pins_100mhz) ||
802 IS_ERR(imx_data->pins_200mhz))
803 return -EINVAL;
804
805 switch (uhs) {
806 case MMC_TIMING_UHS_SDR50:
807 case MMC_TIMING_UHS_DDR50:
808 pinctrl = imx_data->pins_100mhz;
809 break;
810 case MMC_TIMING_UHS_SDR104:
811 case MMC_TIMING_MMC_HS200:
812 case MMC_TIMING_MMC_HS400:
813 pinctrl = imx_data->pins_200mhz;
814 break;
815 default:
816 /* back to default state for other legacy timing */
817 pinctrl = imx_data->pins_default;
818 }
819
820 return pinctrl_select_state(imx_data->pinctrl, pinctrl);
821 }
822
823 /*
824 * For HS400 eMMC, there is a data_strobe line, this signal is generated
825 * by the device and used for data output and CRC status response output
826 * in HS400 mode. The frequency of this signal follows the frequency of
827 * CLK generated by host. Host receive the data which is aligned to the
828 * edge of data_strobe line. Due to the time delay between CLK line and
829 * data_strobe line, if the delay time is larger than one clock cycle,
830 * then CLK and data_strobe line will misaligned, read error shows up.
831 * So when the CLK is higher than 100MHz, each clock cycle is short enough,
832 * host should config the delay target.
833 */
834 static void esdhc_set_strobe_dll(struct sdhci_host *host)
835 {
836 u32 v;
837
838 if (host->mmc->actual_clock > ESDHC_STROBE_DLL_CLK_FREQ) {
839 /* force a reset on strobe dll */
840 writel(ESDHC_STROBE_DLL_CTRL_RESET,
841 host->ioaddr + ESDHC_STROBE_DLL_CTRL);
842 /*
843 * enable strobe dll ctrl and adjust the delay target
844 * for the uSDHC loopback read clock
845 */
846 v = ESDHC_STROBE_DLL_CTRL_ENABLE |
847 (7 << ESDHC_STROBE_DLL_CTRL_SLV_DLY_TARGET_SHIFT);
848 writel(v, host->ioaddr + ESDHC_STROBE_DLL_CTRL);
849 /* wait 1us to make sure strobe dll status register stable */
850 udelay(1);
851 v = readl(host->ioaddr + ESDHC_STROBE_DLL_STATUS);
852 if (!(v & ESDHC_STROBE_DLL_STS_REF_LOCK))
853 dev_warn(mmc_dev(host->mmc),
854 "warning! HS400 strobe DLL status REF not lock!\n");
855 if (!(v & ESDHC_STROBE_DLL_STS_SLV_LOCK))
856 dev_warn(mmc_dev(host->mmc),
857 "warning! HS400 strobe DLL status SLV not lock!\n");
858 }
859 }
860
861 static void esdhc_set_uhs_signaling(struct sdhci_host *host, unsigned timing)
862 {
863 u32 m;
864 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
865 struct pltfm_imx_data *imx_data = pltfm_host->priv;
866 struct esdhc_platform_data *boarddata = &imx_data->boarddata;
867
868 /* disable ddr mode and disable HS400 mode */
869 m = readl(host->ioaddr + ESDHC_MIX_CTRL);
870 m &= ~(ESDHC_MIX_CTRL_DDREN | ESDHC_MIX_CTRL_HS400_EN);
871 imx_data->is_ddr = 0;
872
873 switch (timing) {
874 case MMC_TIMING_UHS_SDR12:
875 case MMC_TIMING_UHS_SDR25:
876 case MMC_TIMING_UHS_SDR50:
877 case MMC_TIMING_UHS_SDR104:
878 case MMC_TIMING_MMC_HS200:
879 writel(m, host->ioaddr + ESDHC_MIX_CTRL);
880 break;
881 case MMC_TIMING_UHS_DDR50:
882 case MMC_TIMING_MMC_DDR52:
883 m |= ESDHC_MIX_CTRL_DDREN;
884 writel(m, host->ioaddr + ESDHC_MIX_CTRL);
885 imx_data->is_ddr = 1;
886 if (boarddata->delay_line) {
887 u32 v;
888 v = boarddata->delay_line <<
889 ESDHC_DLL_OVERRIDE_VAL_SHIFT |
890 (1 << ESDHC_DLL_OVERRIDE_EN_SHIFT);
891 if (is_imx53_esdhc(imx_data))
892 v <<= 1;
893 writel(v, host->ioaddr + ESDHC_DLL_CTRL);
894 }
895 break;
896 case MMC_TIMING_MMC_HS400:
897 m |= ESDHC_MIX_CTRL_DDREN | ESDHC_MIX_CTRL_HS400_EN;
898 writel(m, host->ioaddr + ESDHC_MIX_CTRL);
899 imx_data->is_ddr = 1;
900 esdhc_set_strobe_dll(host);
901 break;
902 }
903
904 esdhc_change_pinstate(host, timing);
905 }
906
907 static void esdhc_reset(struct sdhci_host *host, u8 mask)
908 {
909 sdhci_reset(host, mask);
910
911 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
912 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
913 }
914
915 static unsigned int esdhc_get_max_timeout_count(struct sdhci_host *host)
916 {
917 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
918 struct pltfm_imx_data *imx_data = pltfm_host->priv;
919
920 return esdhc_is_usdhc(imx_data) ? 1 << 28 : 1 << 27;
921 }
922
923 static void esdhc_set_timeout(struct sdhci_host *host, struct mmc_command *cmd)
924 {
925 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
926 struct pltfm_imx_data *imx_data = pltfm_host->priv;
927
928 /* use maximum timeout counter */
929 sdhci_writeb(host, esdhc_is_usdhc(imx_data) ? 0xF : 0xE,
930 SDHCI_TIMEOUT_CONTROL);
931 }
932
933 static struct sdhci_ops sdhci_esdhc_ops = {
934 .read_l = esdhc_readl_le,
935 .read_w = esdhc_readw_le,
936 .write_l = esdhc_writel_le,
937 .write_w = esdhc_writew_le,
938 .write_b = esdhc_writeb_le,
939 .set_clock = esdhc_pltfm_set_clock,
940 .get_max_clock = esdhc_pltfm_get_max_clock,
941 .get_min_clock = esdhc_pltfm_get_min_clock,
942 .get_max_timeout_count = esdhc_get_max_timeout_count,
943 .get_ro = esdhc_pltfm_get_ro,
944 .set_timeout = esdhc_set_timeout,
945 .set_bus_width = esdhc_pltfm_set_bus_width,
946 .set_uhs_signaling = esdhc_set_uhs_signaling,
947 .reset = esdhc_reset,
948 };
949
950 static const struct sdhci_pltfm_data sdhci_esdhc_imx_pdata = {
951 .quirks = ESDHC_DEFAULT_QUIRKS | SDHCI_QUIRK_NO_HISPD_BIT
952 | SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC
953 | SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC
954 | SDHCI_QUIRK_BROKEN_CARD_DETECTION,
955 .ops = &sdhci_esdhc_ops,
956 };
957
958 #ifdef CONFIG_OF
959 static int
960 sdhci_esdhc_imx_probe_dt(struct platform_device *pdev,
961 struct sdhci_host *host,
962 struct pltfm_imx_data *imx_data)
963 {
964 struct device_node *np = pdev->dev.of_node;
965 struct esdhc_platform_data *boarddata = &imx_data->boarddata;
966 int ret;
967
968 if (of_get_property(np, "fsl,wp-controller", NULL))
969 boarddata->wp_type = ESDHC_WP_CONTROLLER;
970
971 boarddata->wp_gpio = of_get_named_gpio(np, "wp-gpios", 0);
972 if (gpio_is_valid(boarddata->wp_gpio))
973 boarddata->wp_type = ESDHC_WP_GPIO;
974
975 of_property_read_u32(np, "fsl,tuning-step", &boarddata->tuning_step);
976
977 if (of_find_property(np, "no-1-8-v", NULL))
978 boarddata->support_vsel = false;
979 else
980 boarddata->support_vsel = true;
981
982 if (of_property_read_u32(np, "fsl,delay-line", &boarddata->delay_line))
983 boarddata->delay_line = 0;
984
985 mmc_of_parse_voltage(np, &host->ocr_mask);
986
987 /* sdr50 and sdr104 needs work on 1.8v signal voltage */
988 if ((boarddata->support_vsel) && esdhc_is_usdhc(imx_data) &&
989 !IS_ERR(imx_data->pins_default)) {
990 imx_data->pins_100mhz = pinctrl_lookup_state(imx_data->pinctrl,
991 ESDHC_PINCTRL_STATE_100MHZ);
992 imx_data->pins_200mhz = pinctrl_lookup_state(imx_data->pinctrl,
993 ESDHC_PINCTRL_STATE_200MHZ);
994 if (IS_ERR(imx_data->pins_100mhz) ||
995 IS_ERR(imx_data->pins_200mhz)) {
996 dev_warn(mmc_dev(host->mmc),
997 "could not get ultra high speed state, work on normal mode\n");
998 /*
999 * fall back to not support uhs by specify no 1.8v quirk
1000 */
1001 host->quirks2 |= SDHCI_QUIRK2_NO_1_8_V;
1002 }
1003 } else {
1004 host->quirks2 |= SDHCI_QUIRK2_NO_1_8_V;
1005 }
1006
1007 /* call to generic mmc_of_parse to support additional capabilities */
1008 ret = mmc_of_parse(host->mmc);
1009 if (ret)
1010 return ret;
1011
1012 if (!IS_ERR_VALUE(mmc_gpio_get_cd(host->mmc)))
1013 host->quirks &= ~SDHCI_QUIRK_BROKEN_CARD_DETECTION;
1014
1015 return 0;
1016 }
1017 #else
1018 static inline int
1019 sdhci_esdhc_imx_probe_dt(struct platform_device *pdev,
1020 struct sdhci_host *host,
1021 struct pltfm_imx_data *imx_data)
1022 {
1023 return -ENODEV;
1024 }
1025 #endif
1026
1027 static int sdhci_esdhc_imx_probe_nondt(struct platform_device *pdev,
1028 struct sdhci_host *host,
1029 struct pltfm_imx_data *imx_data)
1030 {
1031 struct esdhc_platform_data *boarddata = &imx_data->boarddata;
1032 int err;
1033
1034 if (!host->mmc->parent->platform_data) {
1035 dev_err(mmc_dev(host->mmc), "no board data!\n");
1036 return -EINVAL;
1037 }
1038
1039 imx_data->boarddata = *((struct esdhc_platform_data *)
1040 host->mmc->parent->platform_data);
1041 /* write_protect */
1042 if (boarddata->wp_type == ESDHC_WP_GPIO) {
1043 err = mmc_gpio_request_ro(host->mmc, boarddata->wp_gpio);
1044 if (err) {
1045 dev_err(mmc_dev(host->mmc),
1046 "failed to request write-protect gpio!\n");
1047 return err;
1048 }
1049 host->mmc->caps2 |= MMC_CAP2_RO_ACTIVE_HIGH;
1050 }
1051
1052 /* card_detect */
1053 switch (boarddata->cd_type) {
1054 case ESDHC_CD_GPIO:
1055 err = mmc_gpio_request_cd(host->mmc, boarddata->cd_gpio, 0);
1056 if (err) {
1057 dev_err(mmc_dev(host->mmc),
1058 "failed to request card-detect gpio!\n");
1059 return err;
1060 }
1061 /* fall through */
1062
1063 case ESDHC_CD_CONTROLLER:
1064 /* we have a working card_detect back */
1065 host->quirks &= ~SDHCI_QUIRK_BROKEN_CARD_DETECTION;
1066 break;
1067
1068 case ESDHC_CD_PERMANENT:
1069 host->mmc->caps |= MMC_CAP_NONREMOVABLE;
1070 break;
1071
1072 case ESDHC_CD_NONE:
1073 break;
1074 }
1075
1076 switch (boarddata->max_bus_width) {
1077 case 8:
1078 host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_4_BIT_DATA;
1079 break;
1080 case 4:
1081 host->mmc->caps |= MMC_CAP_4_BIT_DATA;
1082 break;
1083 case 1:
1084 default:
1085 host->quirks |= SDHCI_QUIRK_FORCE_1_BIT_DATA;
1086 break;
1087 }
1088
1089 return 0;
1090 }
1091
1092 static int sdhci_esdhc_imx_probe(struct platform_device *pdev)
1093 {
1094 const struct of_device_id *of_id =
1095 of_match_device(imx_esdhc_dt_ids, &pdev->dev);
1096 struct sdhci_pltfm_host *pltfm_host;
1097 struct sdhci_host *host;
1098 int err;
1099 struct pltfm_imx_data *imx_data;
1100
1101 host = sdhci_pltfm_init(pdev, &sdhci_esdhc_imx_pdata, 0);
1102 if (IS_ERR(host))
1103 return PTR_ERR(host);
1104
1105 pltfm_host = sdhci_priv(host);
1106
1107 imx_data = devm_kzalloc(&pdev->dev, sizeof(*imx_data), GFP_KERNEL);
1108 if (!imx_data) {
1109 err = -ENOMEM;
1110 goto free_sdhci;
1111 }
1112
1113 imx_data->socdata = of_id ? of_id->data : (struct esdhc_soc_data *)
1114 pdev->id_entry->driver_data;
1115 pltfm_host->priv = imx_data;
1116
1117 imx_data->clk_ipg = devm_clk_get(&pdev->dev, "ipg");
1118 if (IS_ERR(imx_data->clk_ipg)) {
1119 err = PTR_ERR(imx_data->clk_ipg);
1120 goto free_sdhci;
1121 }
1122
1123 imx_data->clk_ahb = devm_clk_get(&pdev->dev, "ahb");
1124 if (IS_ERR(imx_data->clk_ahb)) {
1125 err = PTR_ERR(imx_data->clk_ahb);
1126 goto free_sdhci;
1127 }
1128
1129 imx_data->clk_per = devm_clk_get(&pdev->dev, "per");
1130 if (IS_ERR(imx_data->clk_per)) {
1131 err = PTR_ERR(imx_data->clk_per);
1132 goto free_sdhci;
1133 }
1134
1135 pltfm_host->clk = imx_data->clk_per;
1136 pltfm_host->clock = clk_get_rate(pltfm_host->clk);
1137 clk_prepare_enable(imx_data->clk_per);
1138 clk_prepare_enable(imx_data->clk_ipg);
1139 clk_prepare_enable(imx_data->clk_ahb);
1140
1141 imx_data->pinctrl = devm_pinctrl_get(&pdev->dev);
1142 if (IS_ERR(imx_data->pinctrl)) {
1143 err = PTR_ERR(imx_data->pinctrl);
1144 goto disable_clk;
1145 }
1146
1147 imx_data->pins_default = pinctrl_lookup_state(imx_data->pinctrl,
1148 PINCTRL_STATE_DEFAULT);
1149 if (IS_ERR(imx_data->pins_default))
1150 dev_warn(mmc_dev(host->mmc), "could not get default state\n");
1151
1152 host->quirks |= SDHCI_QUIRK_BROKEN_TIMEOUT_VAL;
1153
1154 if (imx_data->socdata->flags & ESDHC_FLAG_ENGCM07207)
1155 /* Fix errata ENGcm07207 present on i.MX25 and i.MX35 */
1156 host->quirks |= SDHCI_QUIRK_NO_MULTIBLOCK
1157 | SDHCI_QUIRK_BROKEN_ADMA;
1158
1159 /*
1160 * The imx6q ROM code will change the default watermark level setting
1161 * to something insane. Change it back here.
1162 */
1163 if (esdhc_is_usdhc(imx_data)) {
1164 writel(0x10401040, host->ioaddr + ESDHC_WTMK_LVL);
1165
1166 host->quirks2 |= SDHCI_QUIRK2_PRESET_VALUE_BROKEN;
1167 host->mmc->caps |= MMC_CAP_1_8V_DDR;
1168
1169 /*
1170 * ROM code will change the bit burst_length_enable setting
1171 * to zero if this usdhc is choosed to boot system. Change
1172 * it back here, otherwise it will impact the performance a
1173 * lot. This bit is used to enable/disable the burst length
1174 * for the external AHB2AXI bridge, it's usefully especially
1175 * for INCR transfer because without burst length indicator,
1176 * the AHB2AXI bridge does not know the burst length in
1177 * advance. And without burst length indicator, AHB INCR
1178 * transfer can only be converted to singles on the AXI side.
1179 */
1180 writel(readl(host->ioaddr + SDHCI_HOST_CONTROL)
1181 | ESDHC_BURST_LEN_EN_INCR,
1182 host->ioaddr + SDHCI_HOST_CONTROL);
1183
1184 if (!(imx_data->socdata->flags & ESDHC_FLAG_HS200))
1185 host->quirks2 |= SDHCI_QUIRK2_BROKEN_HS200;
1186
1187 /*
1188 * errata ESDHC_FLAG_ERR004536 fix for MX6Q TO1.2 and MX6DL
1189 * TO1.1, it's harmless for MX6SL
1190 */
1191 writel(readl(host->ioaddr + 0x6c) | BIT(7),
1192 host->ioaddr + 0x6c);
1193 }
1194
1195 if (imx_data->socdata->flags & ESDHC_FLAG_MAN_TUNING)
1196 sdhci_esdhc_ops.platform_execute_tuning =
1197 esdhc_executing_tuning;
1198
1199 if (imx_data->socdata->flags & ESDHC_FLAG_STD_TUNING)
1200 writel(readl(host->ioaddr + ESDHC_TUNING_CTRL) |
1201 ESDHC_STD_TUNING_EN | ESDHC_TUNING_START_TAP,
1202 host->ioaddr + ESDHC_TUNING_CTRL);
1203
1204 if (imx_data->socdata->flags & ESDHC_FLAG_ERR004536)
1205 host->quirks |= SDHCI_QUIRK_BROKEN_ADMA;
1206
1207 if (imx_data->socdata->flags & ESDHC_FLAG_HS400)
1208 host->quirks2 |= SDHCI_QUIRK2_CAPS_BIT63_FOR_HS400;
1209
1210 if (of_id)
1211 err = sdhci_esdhc_imx_probe_dt(pdev, host, imx_data);
1212 else
1213 err = sdhci_esdhc_imx_probe_nondt(pdev, host, imx_data);
1214 if (err)
1215 goto disable_clk;
1216
1217 err = sdhci_add_host(host);
1218 if (err)
1219 goto disable_clk;
1220
1221 pm_runtime_set_active(&pdev->dev);
1222 pm_runtime_set_autosuspend_delay(&pdev->dev, 50);
1223 pm_runtime_use_autosuspend(&pdev->dev);
1224 pm_suspend_ignore_children(&pdev->dev, 1);
1225 pm_runtime_enable(&pdev->dev);
1226
1227 return 0;
1228
1229 disable_clk:
1230 clk_disable_unprepare(imx_data->clk_per);
1231 clk_disable_unprepare(imx_data->clk_ipg);
1232 clk_disable_unprepare(imx_data->clk_ahb);
1233 free_sdhci:
1234 sdhci_pltfm_free(pdev);
1235 return err;
1236 }
1237
1238 static int sdhci_esdhc_imx_remove(struct platform_device *pdev)
1239 {
1240 struct sdhci_host *host = platform_get_drvdata(pdev);
1241 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
1242 struct pltfm_imx_data *imx_data = pltfm_host->priv;
1243 int dead = (readl(host->ioaddr + SDHCI_INT_STATUS) == 0xffffffff);
1244
1245 pm_runtime_get_sync(&pdev->dev);
1246 pm_runtime_disable(&pdev->dev);
1247 pm_runtime_put_noidle(&pdev->dev);
1248
1249 sdhci_remove_host(host, dead);
1250
1251 clk_disable_unprepare(imx_data->clk_per);
1252 clk_disable_unprepare(imx_data->clk_ipg);
1253 clk_disable_unprepare(imx_data->clk_ahb);
1254
1255 sdhci_pltfm_free(pdev);
1256
1257 return 0;
1258 }
1259
1260 #ifdef CONFIG_PM
1261 static int sdhci_esdhc_runtime_suspend(struct device *dev)
1262 {
1263 struct sdhci_host *host = dev_get_drvdata(dev);
1264 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
1265 struct pltfm_imx_data *imx_data = pltfm_host->priv;
1266 int ret;
1267
1268 ret = sdhci_runtime_suspend_host(host);
1269
1270 if (!sdhci_sdio_irq_enabled(host)) {
1271 clk_disable_unprepare(imx_data->clk_per);
1272 clk_disable_unprepare(imx_data->clk_ipg);
1273 }
1274 clk_disable_unprepare(imx_data->clk_ahb);
1275
1276 return ret;
1277 }
1278
1279 static int sdhci_esdhc_runtime_resume(struct device *dev)
1280 {
1281 struct sdhci_host *host = dev_get_drvdata(dev);
1282 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
1283 struct pltfm_imx_data *imx_data = pltfm_host->priv;
1284
1285 if (!sdhci_sdio_irq_enabled(host)) {
1286 clk_prepare_enable(imx_data->clk_per);
1287 clk_prepare_enable(imx_data->clk_ipg);
1288 }
1289 clk_prepare_enable(imx_data->clk_ahb);
1290
1291 return sdhci_runtime_resume_host(host);
1292 }
1293 #endif
1294
1295 static const struct dev_pm_ops sdhci_esdhc_pmops = {
1296 SET_SYSTEM_SLEEP_PM_OPS(sdhci_pltfm_suspend, sdhci_pltfm_resume)
1297 SET_RUNTIME_PM_OPS(sdhci_esdhc_runtime_suspend,
1298 sdhci_esdhc_runtime_resume, NULL)
1299 };
1300
1301 static struct platform_driver sdhci_esdhc_imx_driver = {
1302 .driver = {
1303 .name = "sdhci-esdhc-imx",
1304 .of_match_table = imx_esdhc_dt_ids,
1305 .pm = &sdhci_esdhc_pmops,
1306 },
1307 .id_table = imx_esdhc_devtype,
1308 .probe = sdhci_esdhc_imx_probe,
1309 .remove = sdhci_esdhc_imx_remove,
1310 };
1311
1312 module_platform_driver(sdhci_esdhc_imx_driver);
1313
1314 MODULE_DESCRIPTION("SDHCI driver for Freescale i.MX eSDHC");
1315 MODULE_AUTHOR("Wolfram Sang <kernel@pengutronix.de>");
1316 MODULE_LICENSE("GPL v2");
Linux with added FPC-III support