?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Revert "microblaze_mmu_v2: Update signal returning address"
[linux/fpc-iii.git] / sound / soc / davinci / davinci-mcasp.c
blobce5e5cd254ddc395c6d08e8767228b4a6822668d
1 /*
2 * ALSA SoC McASP Audio Layer for TI DAVINCI processor
3 *
4 * Multi-channel Audio Serial Port Driver
5 *
6 * Author: Nirmal Pandey <n-pandey@ti.com>,
7 * Suresh Rajashekara <suresh.r@ti.com>
8 * Steve Chen <schen@.mvista.com>
9 *
10 * Copyright: (C) 2009 MontaVista Software, Inc., <source@mvista.com>
11 * Copyright: (C) 2009 Texas Instruments, India
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 */
17
18 #include <linux/init.h>
19 #include <linux/module.h>
20 #include <linux/device.h>
21 #include <linux/slab.h>
22 #include <linux/delay.h>
23 #include <linux/io.h>
24 #include <linux/clk.h>
25
26 #include <sound/core.h>
27 #include <sound/pcm.h>
28 #include <sound/pcm_params.h>
29 #include <sound/initval.h>
30 #include <sound/soc.h>
31
32 #include "davinci-pcm.h"
33 #include "davinci-mcasp.h"
34
35 /*
36 * McASP register definitions
37 */
38 #define DAVINCI_MCASP_PID_REG 0x00
39 #define DAVINCI_MCASP_PWREMUMGT_REG 0x04
40
41 #define DAVINCI_MCASP_PFUNC_REG 0x10
42 #define DAVINCI_MCASP_PDIR_REG 0x14
43 #define DAVINCI_MCASP_PDOUT_REG 0x18
44 #define DAVINCI_MCASP_PDSET_REG 0x1c
45
46 #define DAVINCI_MCASP_PDCLR_REG 0x20
47
48 #define DAVINCI_MCASP_TLGC_REG 0x30
49 #define DAVINCI_MCASP_TLMR_REG 0x34
50
51 #define DAVINCI_MCASP_GBLCTL_REG 0x44
52 #define DAVINCI_MCASP_AMUTE_REG 0x48
53 #define DAVINCI_MCASP_LBCTL_REG 0x4c
54
55 #define DAVINCI_MCASP_TXDITCTL_REG 0x50
56
57 #define DAVINCI_MCASP_GBLCTLR_REG 0x60
58 #define DAVINCI_MCASP_RXMASK_REG 0x64
59 #define DAVINCI_MCASP_RXFMT_REG 0x68
60 #define DAVINCI_MCASP_RXFMCTL_REG 0x6c
61
62 #define DAVINCI_MCASP_ACLKRCTL_REG 0x70
63 #define DAVINCI_MCASP_AHCLKRCTL_REG 0x74
64 #define DAVINCI_MCASP_RXTDM_REG 0x78
65 #define DAVINCI_MCASP_EVTCTLR_REG 0x7c
66
67 #define DAVINCI_MCASP_RXSTAT_REG 0x80
68 #define DAVINCI_MCASP_RXTDMSLOT_REG 0x84
69 #define DAVINCI_MCASP_RXCLKCHK_REG 0x88
70 #define DAVINCI_MCASP_REVTCTL_REG 0x8c
71
72 #define DAVINCI_MCASP_GBLCTLX_REG 0xa0
73 #define DAVINCI_MCASP_TXMASK_REG 0xa4
74 #define DAVINCI_MCASP_TXFMT_REG 0xa8
75 #define DAVINCI_MCASP_TXFMCTL_REG 0xac
76
77 #define DAVINCI_MCASP_ACLKXCTL_REG 0xb0
78 #define DAVINCI_MCASP_AHCLKXCTL_REG 0xb4
79 #define DAVINCI_MCASP_TXTDM_REG 0xb8
80 #define DAVINCI_MCASP_EVTCTLX_REG 0xbc
81
82 #define DAVINCI_MCASP_TXSTAT_REG 0xc0
83 #define DAVINCI_MCASP_TXTDMSLOT_REG 0xc4
84 #define DAVINCI_MCASP_TXCLKCHK_REG 0xc8
85 #define DAVINCI_MCASP_XEVTCTL_REG 0xcc
86
87 /* Left(even TDM Slot) Channel Status Register File */
88 #define DAVINCI_MCASP_DITCSRA_REG 0x100
89 /* Right(odd TDM slot) Channel Status Register File */
90 #define DAVINCI_MCASP_DITCSRB_REG 0x118
91 /* Left(even TDM slot) User Data Register File */
92 #define DAVINCI_MCASP_DITUDRA_REG 0x130
93 /* Right(odd TDM Slot) User Data Register File */
94 #define DAVINCI_MCASP_DITUDRB_REG 0x148
95
96 /* Serializer n Control Register */
97 #define DAVINCI_MCASP_XRSRCTL_BASE_REG 0x180
98 #define DAVINCI_MCASP_XRSRCTL_REG(n) (DAVINCI_MCASP_XRSRCTL_BASE_REG + \
99 (n << 2))
100
101 /* Transmit Buffer for Serializer n */
102 #define DAVINCI_MCASP_TXBUF_REG 0x200
103 /* Receive Buffer for Serializer n */
104 #define DAVINCI_MCASP_RXBUF_REG 0x280
105
106 /* McASP FIFO Registers */
107 #define DAVINCI_MCASP_WFIFOCTL (0x1010)
108 #define DAVINCI_MCASP_WFIFOSTS (0x1014)
109 #define DAVINCI_MCASP_RFIFOCTL (0x1018)
110 #define DAVINCI_MCASP_RFIFOSTS (0x101C)
111
112 /*
113 * DAVINCI_MCASP_PWREMUMGT_REG - Power Down and Emulation Management
114 * Register Bits
115 */
116 #define MCASP_FREE BIT(0)
117 #define MCASP_SOFT BIT(1)
118
119 /*
120 * DAVINCI_MCASP_PFUNC_REG - Pin Function / GPIO Enable Register Bits
121 */
122 #define AXR(n) (1<<n)
123 #define PFUNC_AMUTE BIT(25)
124 #define ACLKX BIT(26)
125 #define AHCLKX BIT(27)
126 #define AFSX BIT(28)
127 #define ACLKR BIT(29)
128 #define AHCLKR BIT(30)
129 #define AFSR BIT(31)
130
131 /*
132 * DAVINCI_MCASP_PDIR_REG - Pin Direction Register Bits
133 */
134 #define AXR(n) (1<<n)
135 #define PDIR_AMUTE BIT(25)
136 #define ACLKX BIT(26)
137 #define AHCLKX BIT(27)
138 #define AFSX BIT(28)
139 #define ACLKR BIT(29)
140 #define AHCLKR BIT(30)
141 #define AFSR BIT(31)
142
143 /*
144 * DAVINCI_MCASP_TXDITCTL_REG - Transmit DIT Control Register Bits
145 */
146 #define DITEN BIT(0) /* Transmit DIT mode enable/disable */
147 #define VA BIT(2)
148 #define VB BIT(3)
149
150 /*
151 * DAVINCI_MCASP_TXFMT_REG - Transmit Bitstream Format Register Bits
152 */
153 #define TXROT(val) (val)
154 #define TXSEL BIT(3)
155 #define TXSSZ(val) (val<<4)
156 #define TXPBIT(val) (val<<8)
157 #define TXPAD(val) (val<<13)
158 #define TXORD BIT(15)
159 #define FSXDLY(val) (val<<16)
160
161 /*
162 * DAVINCI_MCASP_RXFMT_REG - Receive Bitstream Format Register Bits
163 */
164 #define RXROT(val) (val)
165 #define RXSEL BIT(3)
166 #define RXSSZ(val) (val<<4)
167 #define RXPBIT(val) (val<<8)
168 #define RXPAD(val) (val<<13)
169 #define RXORD BIT(15)
170 #define FSRDLY(val) (val<<16)
171
172 /*
173 * DAVINCI_MCASP_TXFMCTL_REG - Transmit Frame Control Register Bits
174 */
175 #define FSXPOL BIT(0)
176 #define AFSXE BIT(1)
177 #define FSXDUR BIT(4)
178 #define FSXMOD(val) (val<<7)
179
180 /*
181 * DAVINCI_MCASP_RXFMCTL_REG - Receive Frame Control Register Bits
182 */
183 #define FSRPOL BIT(0)
184 #define AFSRE BIT(1)
185 #define FSRDUR BIT(4)
186 #define FSRMOD(val) (val<<7)
187
188 /*
189 * DAVINCI_MCASP_ACLKXCTL_REG - Transmit Clock Control Register Bits
190 */
191 #define ACLKXDIV(val) (val)
192 #define ACLKXE BIT(5)
193 #define TX_ASYNC BIT(6)
194 #define ACLKXPOL BIT(7)
195
196 /*
197 * DAVINCI_MCASP_ACLKRCTL_REG Receive Clock Control Register Bits
198 */
199 #define ACLKRDIV(val) (val)
200 #define ACLKRE BIT(5)
201 #define RX_ASYNC BIT(6)
202 #define ACLKRPOL BIT(7)
203
204 /*
205 * DAVINCI_MCASP_AHCLKXCTL_REG - High Frequency Transmit Clock Control
206 * Register Bits
207 */
208 #define AHCLKXDIV(val) (val)
209 #define AHCLKXPOL BIT(14)
210 #define AHCLKXE BIT(15)
211
212 /*
213 * DAVINCI_MCASP_AHCLKRCTL_REG - High Frequency Receive Clock Control
214 * Register Bits
215 */
216 #define AHCLKRDIV(val) (val)
217 #define AHCLKRPOL BIT(14)
218 #define AHCLKRE BIT(15)
219
220 /*
221 * DAVINCI_MCASP_XRSRCTL_BASE_REG - Serializer Control Register Bits
222 */
223 #define MODE(val) (val)
224 #define DISMOD (val)(val<<2)
225 #define TXSTATE BIT(4)
226 #define RXSTATE BIT(5)
227
228 /*
229 * DAVINCI_MCASP_LBCTL_REG - Loop Back Control Register Bits
230 */
231 #define LBEN BIT(0)
232 #define LBORD BIT(1)
233 #define LBGENMODE(val) (val<<2)
234
235 /*
236 * DAVINCI_MCASP_TXTDMSLOT_REG - Transmit TDM Slot Register configuration
237 */
238 #define TXTDMS(n) (1<<n)
239
240 /*
241 * DAVINCI_MCASP_RXTDMSLOT_REG - Receive TDM Slot Register configuration
242 */
243 #define RXTDMS(n) (1<<n)
244
245 /*
246 * DAVINCI_MCASP_GBLCTL_REG - Global Control Register Bits
247 */
248 #define RXCLKRST BIT(0) /* Receiver Clock Divider Reset */
249 #define RXHCLKRST BIT(1) /* Receiver High Frequency Clock Divider */
250 #define RXSERCLR BIT(2) /* Receiver Serializer Clear */
251 #define RXSMRST BIT(3) /* Receiver State Machine Reset */
252 #define RXFSRST BIT(4) /* Frame Sync Generator Reset */
253 #define TXCLKRST BIT(8) /* Transmitter Clock Divider Reset */
254 #define TXHCLKRST BIT(9) /* Transmitter High Frequency Clock Divider*/
255 #define TXSERCLR BIT(10) /* Transmit Serializer Clear */
256 #define TXSMRST BIT(11) /* Transmitter State Machine Reset */
257 #define TXFSRST BIT(12) /* Frame Sync Generator Reset */
258
259 /*
260 * DAVINCI_MCASP_AMUTE_REG - Mute Control Register Bits
261 */
262 #define MUTENA(val) (val)
263 #define MUTEINPOL BIT(2)
264 #define MUTEINENA BIT(3)
265 #define MUTEIN BIT(4)
266 #define MUTER BIT(5)
267 #define MUTEX BIT(6)
268 #define MUTEFSR BIT(7)
269 #define MUTEFSX BIT(8)
270 #define MUTEBADCLKR BIT(9)
271 #define MUTEBADCLKX BIT(10)
272 #define MUTERXDMAERR BIT(11)
273 #define MUTETXDMAERR BIT(12)
274
275 /*
276 * DAVINCI_MCASP_REVTCTL_REG - Receiver DMA Event Control Register bits
277 */
278 #define RXDATADMADIS BIT(0)
279
280 /*
281 * DAVINCI_MCASP_XEVTCTL_REG - Transmitter DMA Event Control Register bits
282 */
283 #define TXDATADMADIS BIT(0)
284
285 /*
286 * DAVINCI_MCASP_W[R]FIFOCTL - Write/Read FIFO Control Register bits
287 */
288 #define FIFO_ENABLE BIT(16)
289 #define NUMEVT_MASK (0xFF << 8)
290 #define NUMDMA_MASK (0xFF)
291
292 #define DAVINCI_MCASP_NUM_SERIALIZER 16
293
294 static inline void mcasp_set_bits(void __iomem *reg, u32 val)
295 {
296 __raw_writel(__raw_readl(reg) | val, reg);
297 }
298
299 static inline void mcasp_clr_bits(void __iomem *reg, u32 val)
300 {
301 __raw_writel((__raw_readl(reg) & ~(val)), reg);
302 }
303
304 static inline void mcasp_mod_bits(void __iomem *reg, u32 val, u32 mask)
305 {
306 __raw_writel((__raw_readl(reg) & ~mask) | val, reg);
307 }
308
309 static inline void mcasp_set_reg(void __iomem *reg, u32 val)
310 {
311 __raw_writel(val, reg);
312 }
313
314 static inline u32 mcasp_get_reg(void __iomem *reg)
315 {
316 return (unsigned int)__raw_readl(reg);
317 }
318
319 static inline void mcasp_set_ctl_reg(void __iomem *regs, u32 val)
320 {
321 int i = 0;
322
323 mcasp_set_bits(regs, val);
324
325 /* programming GBLCTL needs to read back from GBLCTL and verfiy */
326 /* loop count is to avoid the lock-up */
327 for (i = 0; i < 1000; i++) {
328 if ((mcasp_get_reg(regs) & val) == val)
329 break;
330 }
331
332 if (i == 1000 && ((mcasp_get_reg(regs) & val) != val))
333 printk(KERN_ERR "GBLCTL write error\n");
334 }
335
336 static void mcasp_start_rx(struct davinci_audio_dev *dev)
337 {
338 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXHCLKRST);
339 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXCLKRST);
340 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXSERCLR);
341 mcasp_set_reg(dev->base + DAVINCI_MCASP_RXBUF_REG, 0);
342
343 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXSMRST);
344 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXFSRST);
345 mcasp_set_reg(dev->base + DAVINCI_MCASP_RXBUF_REG, 0);
346
347 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXSMRST);
348 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, RXFSRST);
349 }
350
351 static void mcasp_start_tx(struct davinci_audio_dev *dev)
352 {
353 u8 offset = 0, i;
354 u32 cnt;
355
356 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLX_REG, TXHCLKRST);
357 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLX_REG, TXCLKRST);
358 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLX_REG, TXSERCLR);
359 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXBUF_REG, 0);
360
361 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLX_REG, TXSMRST);
362 mcasp_set_ctl_reg(dev->base + DAVINCI_MCASP_GBLCTLX_REG, TXFSRST);
363 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXBUF_REG, 0);
364 for (i = 0; i < dev->num_serializer; i++) {
365 if (dev->serial_dir[i] == TX_MODE) {
366 offset = i;
367 break;
368 }
369 }
370
371 /* wait for TX ready */
372 cnt = 0;
373 while (!(mcasp_get_reg(dev->base + DAVINCI_MCASP_XRSRCTL_REG(offset)) &
374 TXSTATE) && (cnt < 100000))
375 cnt++;
376
377 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXBUF_REG, 0);
378 }
379
380 static void davinci_mcasp_start(struct davinci_audio_dev *dev, int stream)
381 {
382 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
383 if (dev->txnumevt) { /* enable FIFO */
384 mcasp_clr_bits(dev->base + DAVINCI_MCASP_WFIFOCTL,
385 FIFO_ENABLE);
386 mcasp_set_bits(dev->base + DAVINCI_MCASP_WFIFOCTL,
387 FIFO_ENABLE);
388 }
389 mcasp_start_tx(dev);
390 } else {
391 if (dev->rxnumevt) { /* enable FIFO */
392 mcasp_clr_bits(dev->base + DAVINCI_MCASP_RFIFOCTL,
393 FIFO_ENABLE);
394 mcasp_set_bits(dev->base + DAVINCI_MCASP_RFIFOCTL,
395 FIFO_ENABLE);
396 }
397 mcasp_start_rx(dev);
398 }
399 }
400
401 static void mcasp_stop_rx(struct davinci_audio_dev *dev)
402 {
403 mcasp_set_reg(dev->base + DAVINCI_MCASP_GBLCTLR_REG, 0);
404 mcasp_set_reg(dev->base + DAVINCI_MCASP_RXSTAT_REG, 0xFFFFFFFF);
405 }
406
407 static void mcasp_stop_tx(struct davinci_audio_dev *dev)
408 {
409 mcasp_set_reg(dev->base + DAVINCI_MCASP_GBLCTLX_REG, 0);
410 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXSTAT_REG, 0xFFFFFFFF);
411 }
412
413 static void davinci_mcasp_stop(struct davinci_audio_dev *dev, int stream)
414 {
415 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
416 if (dev->txnumevt) /* disable FIFO */
417 mcasp_clr_bits(dev->base + DAVINCI_MCASP_WFIFOCTL,
418 FIFO_ENABLE);
419 mcasp_stop_tx(dev);
420 } else {
421 if (dev->rxnumevt) /* disable FIFO */
422 mcasp_clr_bits(dev->base + DAVINCI_MCASP_RFIFOCTL,
423 FIFO_ENABLE);
424 mcasp_stop_rx(dev);
425 }
426 }
427
428 static int davinci_mcasp_set_dai_fmt(struct snd_soc_dai *cpu_dai,
429 unsigned int fmt)
430 {
431 struct davinci_audio_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);
432 void __iomem *base = dev->base;
433
434 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
435 case SND_SOC_DAIFMT_CBS_CFS:
436 /* codec is clock and frame slave */
437 mcasp_set_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE);
438 mcasp_set_bits(base + DAVINCI_MCASP_TXFMCTL_REG, AFSXE);
439
440 mcasp_set_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE);
441 mcasp_set_bits(base + DAVINCI_MCASP_RXFMCTL_REG, AFSRE);
442
443 mcasp_set_bits(base + DAVINCI_MCASP_PDIR_REG,
444 ACLKX | AHCLKX | AFSX);
445 break;
446 case SND_SOC_DAIFMT_CBM_CFS:
447 /* codec is clock master and frame slave */
448 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE);
449 mcasp_set_bits(base + DAVINCI_MCASP_TXFMCTL_REG, AFSXE);
450
451 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE);
452 mcasp_set_bits(base + DAVINCI_MCASP_RXFMCTL_REG, AFSRE);
453
454 mcasp_clr_bits(base + DAVINCI_MCASP_PDIR_REG,
455 ACLKX | ACLKR);
456 mcasp_set_bits(base + DAVINCI_MCASP_PDIR_REG,
457 AFSX | AFSR);
458 break;
459 case SND_SOC_DAIFMT_CBM_CFM:
460 /* codec is clock and frame master */
461 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE);
462 mcasp_clr_bits(base + DAVINCI_MCASP_TXFMCTL_REG, AFSXE);
463
464 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE);
465 mcasp_clr_bits(base + DAVINCI_MCASP_RXFMCTL_REG, AFSRE);
466
467 mcasp_clr_bits(base + DAVINCI_MCASP_PDIR_REG,
468 ACLKX | AHCLKX | AFSX | ACLKR | AHCLKR | AFSR);
469 break;
470
471 default:
472 return -EINVAL;
473 }
474
475 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
476 case SND_SOC_DAIFMT_IB_NF:
477 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
478 mcasp_clr_bits(base + DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
479
480 mcasp_set_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
481 mcasp_clr_bits(base + DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
482 break;
483
484 case SND_SOC_DAIFMT_NB_IF:
485 mcasp_set_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
486 mcasp_set_bits(base + DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
487
488 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
489 mcasp_set_bits(base + DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
490 break;
491
492 case SND_SOC_DAIFMT_IB_IF:
493 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
494 mcasp_set_bits(base + DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
495
496 mcasp_set_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
497 mcasp_set_bits(base + DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
498 break;
499
500 case SND_SOC_DAIFMT_NB_NF:
501 mcasp_set_bits(base + DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
502 mcasp_clr_bits(base + DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
503
504 mcasp_clr_bits(base + DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
505 mcasp_clr_bits(base + DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
506 break;
507
508 default:
509 return -EINVAL;
510 }
511
512 return 0;
513 }
514
515 static int davinci_config_channel_size(struct davinci_audio_dev *dev,
516 int channel_size)
517 {
518 u32 fmt = 0;
519 u32 mask, rotate;
520
521 switch (channel_size) {
522 case DAVINCI_AUDIO_WORD_8:
523 fmt = 0x03;
524 rotate = 6;
525 mask = 0x000000ff;
526 break;
527
528 case DAVINCI_AUDIO_WORD_12:
529 fmt = 0x05;
530 rotate = 5;
531 mask = 0x00000fff;
532 break;
533
534 case DAVINCI_AUDIO_WORD_16:
535 fmt = 0x07;
536 rotate = 4;
537 mask = 0x0000ffff;
538 break;
539
540 case DAVINCI_AUDIO_WORD_20:
541 fmt = 0x09;
542 rotate = 3;
543 mask = 0x000fffff;
544 break;
545
546 case DAVINCI_AUDIO_WORD_24:
547 fmt = 0x0B;
548 rotate = 2;
549 mask = 0x00ffffff;
550 break;
551
552 case DAVINCI_AUDIO_WORD_28:
553 fmt = 0x0D;
554 rotate = 1;
555 mask = 0x0fffffff;
556 break;
557
558 case DAVINCI_AUDIO_WORD_32:
559 fmt = 0x0F;
560 rotate = 0;
561 mask = 0xffffffff;
562 break;
563
564 default:
565 return -EINVAL;
566 }
567
568 mcasp_mod_bits(dev->base + DAVINCI_MCASP_RXFMT_REG,
569 RXSSZ(fmt), RXSSZ(0x0F));
570 mcasp_mod_bits(dev->base + DAVINCI_MCASP_TXFMT_REG,
571 TXSSZ(fmt), TXSSZ(0x0F));
572 mcasp_mod_bits(dev->base + DAVINCI_MCASP_TXFMT_REG, TXROT(rotate),
573 TXROT(7));
574 mcasp_mod_bits(dev->base + DAVINCI_MCASP_RXFMT_REG, RXROT(rotate),
575 RXROT(7));
576 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXMASK_REG, mask);
577 mcasp_set_reg(dev->base + DAVINCI_MCASP_RXMASK_REG, mask);
578
579 return 0;
580 }
581
582 static void davinci_hw_common_param(struct davinci_audio_dev *dev, int stream)
583 {
584 int i;
585 u8 tx_ser = 0;
586 u8 rx_ser = 0;
587
588 /* Default configuration */
589 mcasp_set_bits(dev->base + DAVINCI_MCASP_PWREMUMGT_REG, MCASP_SOFT);
590
591 /* All PINS as McASP */
592 mcasp_set_reg(dev->base + DAVINCI_MCASP_PFUNC_REG, 0x00000000);
593
594 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
595 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXSTAT_REG, 0xFFFFFFFF);
596 mcasp_clr_bits(dev->base + DAVINCI_MCASP_XEVTCTL_REG,
597 TXDATADMADIS);
598 } else {
599 mcasp_set_reg(dev->base + DAVINCI_MCASP_RXSTAT_REG, 0xFFFFFFFF);
600 mcasp_clr_bits(dev->base + DAVINCI_MCASP_REVTCTL_REG,
601 RXDATADMADIS);
602 }
603
604 for (i = 0; i < dev->num_serializer; i++) {
605 mcasp_set_bits(dev->base + DAVINCI_MCASP_XRSRCTL_REG(i),
606 dev->serial_dir[i]);
607 if (dev->serial_dir[i] == TX_MODE) {
608 mcasp_set_bits(dev->base + DAVINCI_MCASP_PDIR_REG,
609 AXR(i));
610 tx_ser++;
611 } else if (dev->serial_dir[i] == RX_MODE) {
612 mcasp_clr_bits(dev->base + DAVINCI_MCASP_PDIR_REG,
613 AXR(i));
614 rx_ser++;
615 }
616 }
617
618 if (dev->txnumevt && stream == SNDRV_PCM_STREAM_PLAYBACK) {
619 if (dev->txnumevt * tx_ser > 64)
620 dev->txnumevt = 1;
621
622 mcasp_mod_bits(dev->base + DAVINCI_MCASP_WFIFOCTL, tx_ser,
623 NUMDMA_MASK);
624 mcasp_mod_bits(dev->base + DAVINCI_MCASP_WFIFOCTL,
625 ((dev->txnumevt * tx_ser) << 8), NUMEVT_MASK);
626 }
627
628 if (dev->rxnumevt && stream == SNDRV_PCM_STREAM_CAPTURE) {
629 if (dev->rxnumevt * rx_ser > 64)
630 dev->rxnumevt = 1;
631
632 mcasp_mod_bits(dev->base + DAVINCI_MCASP_RFIFOCTL, rx_ser,
633 NUMDMA_MASK);
634 mcasp_mod_bits(dev->base + DAVINCI_MCASP_RFIFOCTL,
635 ((dev->rxnumevt * rx_ser) << 8), NUMEVT_MASK);
636 }
637 }
638
639 static void davinci_hw_param(struct davinci_audio_dev *dev, int stream)
640 {
641 int i, active_slots;
642 u32 mask = 0;
643
644 active_slots = (dev->tdm_slots > 31) ? 32 : dev->tdm_slots;
645 for (i = 0; i < active_slots; i++)
646 mask |= (1 << i);
647
648 mcasp_clr_bits(dev->base + DAVINCI_MCASP_ACLKXCTL_REG, TX_ASYNC);
649
650 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
651 /* bit stream is MSB first with no delay */
652 /* DSP_B mode */
653 mcasp_set_bits(dev->base + DAVINCI_MCASP_AHCLKXCTL_REG,
654 AHCLKXE);
655 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXTDM_REG, mask);
656 mcasp_set_bits(dev->base + DAVINCI_MCASP_TXFMT_REG, TXORD);
657
658 if ((dev->tdm_slots >= 2) && (dev->tdm_slots <= 32))
659 mcasp_mod_bits(dev->base + DAVINCI_MCASP_TXFMCTL_REG,
660 FSXMOD(dev->tdm_slots), FSXMOD(0x1FF));
661 else
662 printk(KERN_ERR "playback tdm slot %d not supported\n",
663 dev->tdm_slots);
664
665 mcasp_clr_bits(dev->base + DAVINCI_MCASP_TXFMCTL_REG, FSXDUR);
666 } else {
667 /* bit stream is MSB first with no delay */
668 /* DSP_B mode */
669 mcasp_set_bits(dev->base + DAVINCI_MCASP_RXFMT_REG, RXORD);
670 mcasp_set_bits(dev->base + DAVINCI_MCASP_AHCLKRCTL_REG,
671 AHCLKRE);
672 mcasp_set_reg(dev->base + DAVINCI_MCASP_RXTDM_REG, mask);
673
674 if ((dev->tdm_slots >= 2) && (dev->tdm_slots <= 32))
675 mcasp_mod_bits(dev->base + DAVINCI_MCASP_RXFMCTL_REG,
676 FSRMOD(dev->tdm_slots), FSRMOD(0x1FF));
677 else
678 printk(KERN_ERR "capture tdm slot %d not supported\n",
679 dev->tdm_slots);
680
681 mcasp_clr_bits(dev->base + DAVINCI_MCASP_RXFMCTL_REG, FSRDUR);
682 }
683 }
684
685 /* S/PDIF */
686 static void davinci_hw_dit_param(struct davinci_audio_dev *dev)
687 {
688 /* Set the PDIR for Serialiser as output */
689 mcasp_set_bits(dev->base + DAVINCI_MCASP_PDIR_REG, AFSX);
690
691 /* TXMASK for 24 bits */
692 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXMASK_REG, 0x00FFFFFF);
693
694 /* Set the TX format : 24 bit right rotation, 32 bit slot, Pad 0
695 and LSB first */
696 mcasp_set_bits(dev->base + DAVINCI_MCASP_TXFMT_REG,
697 TXROT(6) | TXSSZ(15));
698
699 /* Set TX frame synch : DIT Mode, 1 bit width, internal, rising edge */
700 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXFMCTL_REG,
701 AFSXE | FSXMOD(0x180));
702
703 /* Set the TX tdm : for all the slots */
704 mcasp_set_reg(dev->base + DAVINCI_MCASP_TXTDM_REG, 0xFFFFFFFF);
705
706 /* Set the TX clock controls : div = 1 and internal */
707 mcasp_set_bits(dev->base + DAVINCI_MCASP_ACLKXCTL_REG,
708 ACLKXE | TX_ASYNC);
709
710 mcasp_clr_bits(dev->base + DAVINCI_MCASP_XEVTCTL_REG, TXDATADMADIS);
711
712 /* Only 44100 and 48000 are valid, both have the same setting */
713 mcasp_set_bits(dev->base + DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXDIV(3));
714
715 /* Enable the DIT */
716 mcasp_set_bits(dev->base + DAVINCI_MCASP_TXDITCTL_REG, DITEN);
717 }
718
719 static int davinci_mcasp_hw_params(struct snd_pcm_substream *substream,
720 struct snd_pcm_hw_params *params,
721 struct snd_soc_dai *cpu_dai)
722 {
723 struct davinci_audio_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);
724 struct davinci_pcm_dma_params *dma_params =
725 &dev->dma_params[substream->stream];
726 int word_length;
727 u8 fifo_level;
728
729 davinci_hw_common_param(dev, substream->stream);
730 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
731 fifo_level = dev->txnumevt;
732 else
733 fifo_level = dev->rxnumevt;
734
735 if (dev->op_mode == DAVINCI_MCASP_DIT_MODE)
736 davinci_hw_dit_param(dev);
737 else
738 davinci_hw_param(dev, substream->stream);
739
740 switch (params_format(params)) {
741 case SNDRV_PCM_FORMAT_U8:
742 case SNDRV_PCM_FORMAT_S8:
743 dma_params->data_type = 1;
744 word_length = DAVINCI_AUDIO_WORD_8;
745 break;
746
747 case SNDRV_PCM_FORMAT_U16_LE:
748 case SNDRV_PCM_FORMAT_S16_LE:
749 dma_params->data_type = 2;
750 word_length = DAVINCI_AUDIO_WORD_16;
751 break;
752
753 case SNDRV_PCM_FORMAT_U32_LE:
754 case SNDRV_PCM_FORMAT_S32_LE:
755 dma_params->data_type = 4;
756 word_length = DAVINCI_AUDIO_WORD_32;
757 break;
758
759 default:
760 printk(KERN_WARNING "davinci-mcasp: unsupported PCM format");
761 return -EINVAL;
762 }
763
764 if (dev->version == MCASP_VERSION_2 && !fifo_level)
765 dma_params->acnt = 4;
766 else
767 dma_params->acnt = dma_params->data_type;
768
769 dma_params->fifo_level = fifo_level;
770 davinci_config_channel_size(dev, word_length);
771
772 return 0;
773 }
774
775 static int davinci_mcasp_trigger(struct snd_pcm_substream *substream,
776 int cmd, struct snd_soc_dai *cpu_dai)
777 {
778 struct davinci_audio_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);
779 int ret = 0;
780
781 switch (cmd) {
782 case SNDRV_PCM_TRIGGER_RESUME:
783 case SNDRV_PCM_TRIGGER_START:
784 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
785 if (!dev->clk_active) {
786 clk_enable(dev->clk);
787 dev->clk_active = 1;
788 }
789 davinci_mcasp_start(dev, substream->stream);
790 break;
791
792 case SNDRV_PCM_TRIGGER_SUSPEND:
793 davinci_mcasp_stop(dev, substream->stream);
794 if (dev->clk_active) {
795 clk_disable(dev->clk);
796 dev->clk_active = 0;
797 }
798
799 break;
800
801 case SNDRV_PCM_TRIGGER_STOP:
802 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
803 davinci_mcasp_stop(dev, substream->stream);
804 break;
805
806 default:
807 ret = -EINVAL;
808 }
809
810 return ret;
811 }
812
813 static int davinci_mcasp_startup(struct snd_pcm_substream *substream,
814 struct snd_soc_dai *dai)
815 {
816 struct davinci_audio_dev *dev = snd_soc_dai_get_drvdata(dai);
817
818 snd_soc_dai_set_dma_data(dai, substream, dev->dma_params);
819 return 0;
820 }
821
822 static const struct snd_soc_dai_ops davinci_mcasp_dai_ops = {
823 .startup = davinci_mcasp_startup,
824 .trigger = davinci_mcasp_trigger,
825 .hw_params = davinci_mcasp_hw_params,
826 .set_fmt = davinci_mcasp_set_dai_fmt,
827
828 };
829
830 #define DAVINCI_MCASP_PCM_FMTS (SNDRV_PCM_FMTBIT_S8 | \
831 SNDRV_PCM_FMTBIT_U8 | \
832 SNDRV_PCM_FMTBIT_S16_LE | \
833 SNDRV_PCM_FMTBIT_U16_LE | \
834 SNDRV_PCM_FMTBIT_S32_LE | \
835 SNDRV_PCM_FMTBIT_U32_LE)
836
837 static struct snd_soc_dai_driver davinci_mcasp_dai[] = {
838 {
839 .name = "davinci-mcasp.0",
840 .playback = {
841 .channels_min = 2,
842 .channels_max = 2,
843 .rates = DAVINCI_MCASP_RATES,
844 .formats = DAVINCI_MCASP_PCM_FMTS,
845 },
846 .capture = {
847 .channels_min = 2,
848 .channels_max = 2,
849 .rates = DAVINCI_MCASP_RATES,
850 .formats = DAVINCI_MCASP_PCM_FMTS,
851 },
852 .ops = &davinci_mcasp_dai_ops,
853
854 },
855 {
856 "davinci-mcasp.1",
857 .playback = {
858 .channels_min = 1,
859 .channels_max = 384,
860 .rates = DAVINCI_MCASP_RATES,
861 .formats = DAVINCI_MCASP_PCM_FMTS,
862 },
863 .ops = &davinci_mcasp_dai_ops,
864 },
865
866 };
867
868 static int davinci_mcasp_probe(struct platform_device *pdev)
869 {
870 struct davinci_pcm_dma_params *dma_data;
871 struct resource *mem, *ioarea, *res;
872 struct snd_platform_data *pdata;
873 struct davinci_audio_dev *dev;
874 int ret;
875
876 dev = devm_kzalloc(&pdev->dev, sizeof(struct davinci_audio_dev),
877 GFP_KERNEL);
878 if (!dev)
879 return -ENOMEM;
880
881 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
882 if (!mem) {
883 dev_err(&pdev->dev, "no mem resource?\n");
884 return -ENODEV;
885 }
886
887 ioarea = devm_request_mem_region(&pdev->dev, mem->start,
888 resource_size(mem), pdev->name);
889 if (!ioarea) {
890 dev_err(&pdev->dev, "Audio region already claimed\n");
891 return -EBUSY;
892 }
893
894 pdata = pdev->dev.platform_data;
895 dev->clk = clk_get(&pdev->dev, NULL);
896 if (IS_ERR(dev->clk))
897 return -ENODEV;
898
899 clk_enable(dev->clk);
900 dev->clk_active = 1;
901
902 dev->base = devm_ioremap(&pdev->dev, mem->start, resource_size(mem));
903 if (!dev->base) {
904 dev_err(&pdev->dev, "ioremap failed\n");
905 ret = -ENOMEM;
906 goto err_release_clk;
907 }
908
909 dev->op_mode = pdata->op_mode;
910 dev->tdm_slots = pdata->tdm_slots;
911 dev->num_serializer = pdata->num_serializer;
912 dev->serial_dir = pdata->serial_dir;
913 dev->codec_fmt = pdata->codec_fmt;
914 dev->version = pdata->version;
915 dev->txnumevt = pdata->txnumevt;
916 dev->rxnumevt = pdata->rxnumevt;
917
918 dma_data = &dev->dma_params[SNDRV_PCM_STREAM_PLAYBACK];
919 dma_data->asp_chan_q = pdata->asp_chan_q;
920 dma_data->ram_chan_q = pdata->ram_chan_q;
921 dma_data->sram_size = pdata->sram_size_playback;
922 dma_data->dma_addr = (dma_addr_t) (pdata->tx_dma_offset +
923 mem->start);
924
925 /* first TX, then RX */
926 res = platform_get_resource(pdev, IORESOURCE_DMA, 0);
927 if (!res) {
928 dev_err(&pdev->dev, "no DMA resource\n");
929 ret = -ENODEV;
930 goto err_release_clk;
931 }
932
933 dma_data->channel = res->start;
934
935 dma_data = &dev->dma_params[SNDRV_PCM_STREAM_CAPTURE];
936 dma_data->asp_chan_q = pdata->asp_chan_q;
937 dma_data->ram_chan_q = pdata->ram_chan_q;
938 dma_data->sram_size = pdata->sram_size_capture;
939 dma_data->dma_addr = (dma_addr_t)(pdata->rx_dma_offset +
940 mem->start);
941
942 res = platform_get_resource(pdev, IORESOURCE_DMA, 1);
943 if (!res) {
944 dev_err(&pdev->dev, "no DMA resource\n");
945 ret = -ENODEV;
946 goto err_release_clk;
947 }
948
949 dma_data->channel = res->start;
950 dev_set_drvdata(&pdev->dev, dev);
951 ret = snd_soc_register_dai(&pdev->dev, &davinci_mcasp_dai[pdata->op_mode]);
952
953 if (ret != 0)
954 goto err_release_clk;
955 return 0;
956
957 err_release_clk:
958 clk_disable(dev->clk);
959 clk_put(dev->clk);
960 return ret;
961 }
962
963 static int davinci_mcasp_remove(struct platform_device *pdev)
964 {
965 struct davinci_audio_dev *dev = dev_get_drvdata(&pdev->dev);
966
967 snd_soc_unregister_dai(&pdev->dev);
968 clk_disable(dev->clk);
969 clk_put(dev->clk);
970 dev->clk = NULL;
971
972 return 0;
973 }
974
975 static struct platform_driver davinci_mcasp_driver = {
976 .probe = davinci_mcasp_probe,
977 .remove = davinci_mcasp_remove,
978 .driver = {
979 .name = "davinci-mcasp",
980 .owner = THIS_MODULE,
981 },
982 };
983
984 module_platform_driver(davinci_mcasp_driver);
985
986 MODULE_AUTHOR("Steve Chen");
987 MODULE_DESCRIPTION("TI DAVINCI McASP SoC Interface");
988 MODULE_LICENSE("GPL");
989
Linux with added FPC-III support