drivers/ide/pci/aec62xx.c

   1 /*
   2  * Copyright (C) 1999-2002      Andre Hedrick <andre@linux-ide.org>
   3  * Copyright (C) 2007           MontaVista Software, Inc. <source@mvista.com>
   4  *
   5  */
   6
   7 #include <linux/module.h>
   8 #include <linux/types.h>
   9 #include <linux/pci.h>
  10 #include <linux/hdreg.h>
  11 #include <linux/ide.h>
  12 #include <linux/init.h>
  13
  14 #include <asm/io.h>
  15
  16 #define DRV_NAME "aec62xx"
  17
  18 struct chipset_bus_clock_list_entry {
  19         u8 xfer_speed;
  20         u8 chipset_settings;
  21         u8 ultra_settings;
  22 };
  23
  24 static const struct chipset_bus_clock_list_entry aec6xxx_33_base [] = {
  25         {       XFER_UDMA_6,    0x31,   0x07    },
  26         {       XFER_UDMA_5,    0x31,   0x06    },
  27         {       XFER_UDMA_4,    0x31,   0x05    },
  28         {       XFER_UDMA_3,    0x31,   0x04    },
  29         {       XFER_UDMA_2,    0x31,   0x03    },
  30         {       XFER_UDMA_1,    0x31,   0x02    },
  31         {       XFER_UDMA_0,    0x31,   0x01    },
  32
  33         {       XFER_MW_DMA_2,  0x31,   0x00    },
  34         {       XFER_MW_DMA_1,  0x31,   0x00    },
  35         {       XFER_MW_DMA_0,  0x0a,   0x00    },
  36         {       XFER_PIO_4,     0x31,   0x00    },
  37         {       XFER_PIO_3,     0x33,   0x00    },
  38         {       XFER_PIO_2,     0x08,   0x00    },
  39         {       XFER_PIO_1,     0x0a,   0x00    },
  40         {       XFER_PIO_0,     0x00,   0x00    },
  41         {       0,              0x00,   0x00    }
  42 };
  43
  44 static const struct chipset_bus_clock_list_entry aec6xxx_34_base [] = {
  45         {       XFER_UDMA_6,    0x41,   0x06    },
  46         {       XFER_UDMA_5,    0x41,   0x05    },
  47         {       XFER_UDMA_4,    0x41,   0x04    },
  48         {       XFER_UDMA_3,    0x41,   0x03    },
  49         {       XFER_UDMA_2,    0x41,   0x02    },
  50         {       XFER_UDMA_1,    0x41,   0x01    },
  51         {       XFER_UDMA_0,    0x41,   0x01    },
  52
  53         {       XFER_MW_DMA_2,  0x41,   0x00    },
  54         {       XFER_MW_DMA_1,  0x42,   0x00    },
  55         {       XFER_MW_DMA_0,  0x7a,   0x00    },
  56         {       XFER_PIO_4,     0x41,   0x00    },
  57         {       XFER_PIO_3,     0x43,   0x00    },
  58         {       XFER_PIO_2,     0x78,   0x00    },
  59         {       XFER_PIO_1,     0x7a,   0x00    },
  60         {       XFER_PIO_0,     0x70,   0x00    },
  61         {       0,              0x00,   0x00    }
  62 };
  63
  64 /*
  65  * TO DO: active tuning and correction of cards without a bios.
  66  */
  67 static u8 pci_bus_clock_list (u8 speed, struct chipset_bus_clock_list_entry * chipset_table)
  68 {
  69         for ( ; chipset_table->xfer_speed ; chipset_table++)
  70                 if (chipset_table->xfer_speed == speed) {
  71                         return chipset_table->chipset_settings;
  72                 }
  73         return chipset_table->chipset_settings;
  74 }
  75
  76 static u8 pci_bus_clock_list_ultra (u8 speed, struct chipset_bus_clock_list_entry * chipset_table)
  77 {
  78         for ( ; chipset_table->xfer_speed ; chipset_table++)
  79                 if (chipset_table->xfer_speed == speed) {
  80                         return chipset_table->ultra_settings;
  81                 }
  82         return chipset_table->ultra_settings;
  83 }
  84
  85 static void aec6210_set_mode(ide_drive_t *drive, const u8 speed)
  86 {
  87         ide_hwif_t *hwif        = HWIF(drive);
  88         struct pci_dev *dev     = to_pci_dev(hwif->dev);
  89         struct ide_host *host   = pci_get_drvdata(dev);
  90         struct chipset_bus_clock_list_entry *bus_clock = host->host_priv;
  91         u16 d_conf              = 0;
  92         u8 ultra = 0, ultra_conf = 0;
  93         u8 tmp0 = 0, tmp1 = 0, tmp2 = 0;
  94         unsigned long flags;
  95
  96         local_irq_save(flags);
  97         /* 0x40|(2*drive->dn): Active, 0x41|(2*drive->dn): Recovery */
  98         pci_read_config_word(dev, 0x40|(2*drive->dn), &d_conf);
  99         tmp0 = pci_bus_clock_list(speed, bus_clock);
 100         d_conf = ((tmp0 & 0xf0) << 4) | (tmp0 & 0xf);
 101         pci_write_config_word(dev, 0x40|(2*drive->dn), d_conf);
 102
 103         tmp1 = 0x00;
 104         tmp2 = 0x00;
 105         pci_read_config_byte(dev, 0x54, &ultra);
 106         tmp1 = ((0x00 << (2*drive->dn)) | (ultra & ~(3 << (2*drive->dn))));
 107         ultra_conf = pci_bus_clock_list_ultra(speed, bus_clock);
 108         tmp2 = ((ultra_conf << (2*drive->dn)) | (tmp1 & ~(3 << (2*drive->dn))));
 109         pci_write_config_byte(dev, 0x54, tmp2);
 110         local_irq_restore(flags);
 111 }
 112
 113 static void aec6260_set_mode(ide_drive_t *drive, const u8 speed)
 114 {
 115         ide_hwif_t *hwif        = HWIF(drive);
 116         struct pci_dev *dev     = to_pci_dev(hwif->dev);
 117         struct ide_host *host   = pci_get_drvdata(dev);
 118         struct chipset_bus_clock_list_entry *bus_clock = host->host_priv;
 119         u8 unit         = (drive->select.b.unit & 0x01);
 120         u8 tmp1 = 0, tmp2 = 0;
 121         u8 ultra = 0, drive_conf = 0, ultra_conf = 0;
 122         unsigned long flags;
 123
 124         local_irq_save(flags);
 125         /* high 4-bits: Active, low 4-bits: Recovery */
 126         pci_read_config_byte(dev, 0x40|drive->dn, &drive_conf);
 127         drive_conf = pci_bus_clock_list(speed, bus_clock);
 128         pci_write_config_byte(dev, 0x40|drive->dn, drive_conf);
 129
 130         pci_read_config_byte(dev, (0x44|hwif->channel), &ultra);
 131         tmp1 = ((0x00 << (4*unit)) | (ultra & ~(7 << (4*unit))));
 132         ultra_conf = pci_bus_clock_list_ultra(speed, bus_clock);
 133         tmp2 = ((ultra_conf << (4*unit)) | (tmp1 & ~(7 << (4*unit))));
 134         pci_write_config_byte(dev, (0x44|hwif->channel), tmp2);
 135         local_irq_restore(flags);
 136 }
 137
 138 static void aec_set_pio_mode(ide_drive_t *drive, const u8 pio)
 139 {
 140         drive->hwif->port_ops->set_dma_mode(drive, pio + XFER_PIO_0);
 141 }
 142
 143 static unsigned int __devinit init_chipset_aec62xx(struct pci_dev *dev)
 144 {
 145         /* These are necessary to get AEC6280 Macintosh cards to work */
 146         if ((dev->device == PCI_DEVICE_ID_ARTOP_ATP865) ||
 147             (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)) {
 148                 u8 reg49h = 0, reg4ah = 0;
 149                 /* Clear reset and test bits.  */
 150                 pci_read_config_byte(dev, 0x49, &reg49h);
 151                 pci_write_config_byte(dev, 0x49, reg49h & ~0x30);
 152                 /* Enable chip interrupt output.  */
 153                 pci_read_config_byte(dev, 0x4a, &reg4ah);
 154                 pci_write_config_byte(dev, 0x4a, reg4ah & ~0x01);
 155                 /* Enable burst mode. */
 156                 pci_read_config_byte(dev, 0x4a, &reg4ah);
 157                 pci_write_config_byte(dev, 0x4a, reg4ah | 0x80);
 158         }
 159
 160         return dev->irq;
 161 }
 162
 163 static u8 atp86x_cable_detect(ide_hwif_t *hwif)
 164 {
 165         struct pci_dev *dev = to_pci_dev(hwif->dev);
 166         u8 ata66 = 0, mask = hwif->channel ? 0x02 : 0x01;
 167
 168         pci_read_config_byte(dev, 0x49, &ata66);
 169
 170         return (ata66 & mask) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
 171 }
 172
 173 static const struct ide_port_ops atp850_port_ops = {
 174         .set_pio_mode           = aec_set_pio_mode,
 175         .set_dma_mode           = aec6210_set_mode,
 176 };
 177
 178 static const struct ide_port_ops atp86x_port_ops = {
 179         .set_pio_mode           = aec_set_pio_mode,
 180         .set_dma_mode           = aec6260_set_mode,
 181         .cable_detect           = atp86x_cable_detect,
 182 };
 183
 184 static const struct ide_port_info aec62xx_chipsets[] __devinitdata = {
 185         {       /* 0: AEC6210 */
 186                 .name           = DRV_NAME,
 187                 .init_chipset   = init_chipset_aec62xx,
 188                 .enablebits     = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
 189                 .port_ops       = &atp850_port_ops,
 190                 .host_flags     = IDE_HFLAG_SERIALIZE |
 191                                   IDE_HFLAG_NO_ATAPI_DMA |
 192                                   IDE_HFLAG_NO_DSC |
 193                                   IDE_HFLAG_OFF_BOARD,
 194                 .pio_mask       = ATA_PIO4,
 195                 .mwdma_mask     = ATA_MWDMA2,
 196                 .udma_mask      = ATA_UDMA2,
 197         },
 198         {       /* 1: AEC6260 */
 199                 .name           = DRV_NAME,
 200                 .init_chipset   = init_chipset_aec62xx,
 201                 .port_ops       = &atp86x_port_ops,
 202                 .host_flags     = IDE_HFLAG_NO_ATAPI_DMA | IDE_HFLAG_NO_AUTODMA |
 203                                   IDE_HFLAG_OFF_BOARD,
 204                 .pio_mask       = ATA_PIO4,
 205                 .mwdma_mask     = ATA_MWDMA2,
 206                 .udma_mask      = ATA_UDMA4,
 207         },
 208         {       /* 2: AEC6260R */
 209                 .name           = DRV_NAME,
 210                 .init_chipset   = init_chipset_aec62xx,
 211                 .enablebits     = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
 212                 .port_ops       = &atp86x_port_ops,
 213                 .host_flags     = IDE_HFLAG_NO_ATAPI_DMA |
 214                                   IDE_HFLAG_NON_BOOTABLE,
 215                 .pio_mask       = ATA_PIO4,
 216                 .mwdma_mask     = ATA_MWDMA2,
 217                 .udma_mask      = ATA_UDMA4,
 218         },
 219         {       /* 3: AEC6280 */
 220                 .name           = DRV_NAME,
 221                 .init_chipset   = init_chipset_aec62xx,
 222                 .port_ops       = &atp86x_port_ops,
 223                 .host_flags     = IDE_HFLAG_NO_ATAPI_DMA |
 224                                   IDE_HFLAG_OFF_BOARD,
 225                 .pio_mask       = ATA_PIO4,
 226                 .mwdma_mask     = ATA_MWDMA2,
 227                 .udma_mask      = ATA_UDMA5,
 228         },
 229         {       /* 4: AEC6280R */
 230                 .name           = DRV_NAME,
 231                 .init_chipset   = init_chipset_aec62xx,
 232                 .enablebits     = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
 233                 .port_ops       = &atp86x_port_ops,
 234                 .host_flags     = IDE_HFLAG_NO_ATAPI_DMA |
 235                                   IDE_HFLAG_OFF_BOARD,
 236                 .pio_mask       = ATA_PIO4,
 237                 .mwdma_mask     = ATA_MWDMA2,
 238                 .udma_mask      = ATA_UDMA5,
 239         }
 240 };
 241
 242 /**
 243  *      aec62xx_init_one        -       called when a AEC is found
 244  *      @dev: the aec62xx device
 245  *      @id: the matching pci id
 246  *
 247  *      Called when the PCI registration layer (or the IDE initialization)
 248  *      finds a device matching our IDE device tables.
 249  *
 250  *      NOTE: since we're going to modify the 'name' field for AEC-6[26]80[R]
 251  *      chips, pass a local copy of 'struct ide_port_info' down the call chain.
 252  */
 253
 254 static int __devinit aec62xx_init_one(struct pci_dev *dev, const struct pci_device_id *id)
 255 {
 256         const struct chipset_bus_clock_list_entry *bus_clock;
 257         struct ide_port_info d;
 258         u8 idx = id->driver_data;
 259         int bus_speed = ide_pci_clk ? ide_pci_clk : 33;
 260         int err;
 261
 262         if (bus_speed <= 33)
 263                 bus_clock = aec6xxx_33_base;
 264         else
 265                 bus_clock = aec6xxx_34_base;
 266
 267         err = pci_enable_device(dev);
 268         if (err)
 269                 return err;
 270
 271         d = aec62xx_chipsets[idx];
 272
 273         if (idx == 3 || idx == 4) {
 274                 unsigned long dma_base = pci_resource_start(dev, 4);
 275
 276                 if (inb(dma_base + 2) & 0x10) {
 277                         printk(KERN_INFO DRV_NAME " %s: AEC6880%s card detected"
 278                                 "\n", pci_name(dev), (idx == 4) ? "R" : "");
 279                         d.udma_mask = ATA_UDMA6;
 280                 }
 281         }
 282
 283         err = ide_pci_init_one(dev, &d, (void *)bus_clock);
 284         if (err)
 285                 pci_disable_device(dev);
 286
 287         return err;
 288 }
 289
 290 static void __devexit aec62xx_remove(struct pci_dev *dev)
 291 {
 292         ide_pci_remove(dev);
 293         pci_disable_device(dev);
 294 }
 295
 296 static const struct pci_device_id aec62xx_pci_tbl[] = {
 297         { PCI_VDEVICE(ARTOP, PCI_DEVICE_ID_ARTOP_ATP850UF), 0 },
 298         { PCI_VDEVICE(ARTOP, PCI_DEVICE_ID_ARTOP_ATP860),   1 },
 299         { PCI_VDEVICE(ARTOP, PCI_DEVICE_ID_ARTOP_ATP860R),  2 },
 300         { PCI_VDEVICE(ARTOP, PCI_DEVICE_ID_ARTOP_ATP865),   3 },
 301         { PCI_VDEVICE(ARTOP, PCI_DEVICE_ID_ARTOP_ATP865R),  4 },
 302         { 0, },
 303 };
 304 MODULE_DEVICE_TABLE(pci, aec62xx_pci_tbl);
 305
 306 static struct pci_driver driver = {
 307         .name           = "AEC62xx_IDE",
 308         .id_table       = aec62xx_pci_tbl,
 309         .probe          = aec62xx_init_one,
 310         .remove         = __devexit_p(aec62xx_remove),
 311 };
 312
 313 static int __init aec62xx_ide_init(void)
 314 {
 315         return ide_pci_register_driver(&driver);
 316 }
 317
 318 static void __exit aec62xx_ide_exit(void)
 319 {
 320         pci_unregister_driver(&driver);
 321 }
 322
 323 module_init(aec62xx_ide_init);
 324 module_exit(aec62xx_ide_exit);
 325
 326 MODULE_AUTHOR("Andre Hedrick");
 327 MODULE_DESCRIPTION("PCI driver module for ARTOP AEC62xx IDE");
 328 MODULE_LICENSE("GPL");