1 STMicroelectronics STi c8sectpfe binding
2 ============================================
4 This document describes the c8sectpfe device bindings that is used to get transport
5 stream data into the SoC on the TS pins, and into DDR for further processing.
7 It is typically used in conjunction with one or more demodulator and tuner devices
8 which converts from the RF to digital domain. Demodulators and tuners are usually
9 located on an external DVB frontend card connected to SoC TS input pins.
11 Currently 7 TS input (tsin) channels are supported on the stih407 family SoC.
13 Required properties (controller (parent) node):
14 - compatible : Should be "stih407-c8sectpfe"
16 - reg : Address and length of register sets for each device in
19 - reg-names : The names of the register addresses corresponding to the
20 registers filled in "reg":
21 - c8sectpfe: c8sectpfe registers
22 - c8sectpfe-ram: c8sectpfe internal sram
24 - clocks : phandle list of c8sectpfe clocks
25 - clock-names : should be "c8sectpfe"
26 See: Documentation/devicetree/bindings/clock/clock-bindings.txt
28 - pinctrl-names : a pinctrl state named tsin%d-serial or tsin%d-parallel (where %d is tsin-num)
29 must be defined for each tsin child node.
30 - pinctrl-0 : phandle referencing pin configuration for this tsin configuration
31 See: Documentation/devicetree/bindings/pinctrl/pinctrl-binding.txt
34 Required properties (tsin (child) node):
36 - tsin-num : tsin id of the InputBlock (must be between 0 to 6)
37 - i2c-bus : phandle to the I2C bus DT node which the demodulators & tuners on this tsin channel are connected.
38 - reset-gpios : reset gpio for this tsin channel.
40 Optional properties (tsin (child) node):
42 - invert-ts-clk : Bool property to control sense of ts input clock (data stored on falling edge of clk).
43 - serial-not-parallel : Bool property to configure input bus width (serial on ts_data<7>).
44 - async-not-sync : Bool property to control if data is received in asynchronous mode
45 (all bits/bytes with ts_valid or ts_packet asserted are valid).
47 - dvb-card : Describes the NIM card connected to this tsin channel.
51 /* stih410 SoC b2120 + b2004a + stv0367-pll(NIMB) + stv0367-tda18212 (NIMA) DT example) */
54 compatible = "st,stih407-c8sectpfe";
56 reg = <0x08a20000 0x10000>, <0x08a00000 0x4000>;
57 reg-names = "stfe", "stfe-ram";
58 interrupts = <GIC_SPI 34 IRQ_TYPE_NONE>, <GIC_SPI 35 IRQ_TYPE_NONE>;
59 interrupt-names = "stfe-error-irq", "stfe-idle-irq";
60 pinctrl-0 = <&pinctrl_tsin0_serial>;
61 pinctrl-1 = <&pinctrl_tsin0_parallel>;
62 pinctrl-2 = <&pinctrl_tsin3_serial>;
63 pinctrl-3 = <&pinctrl_tsin4_serial_alt3>;
64 pinctrl-4 = <&pinctrl_tsin5_serial_alt1>;
65 pinctrl-names = "tsin0-serial",
70 clocks = <&clk_s_c0_flexgen CLK_PROC_STFE>;
71 clock-names = "c8sectpfe";
73 /* tsin0 is TSA on NIMA */
78 reset-gpios = <&pio15 4 GPIO_ACTIVE_HIGH>;
79 dvb-card = <STV0367_TDA18212_NIMA_1>;
86 reset-gpios = <&pio15 7 GPIO_ACTIVE_HIGH>;
87 dvb-card = <STV0367_TDA18212_NIMB_1>;