drivers/mfd/altera-a10sr.c

   1 /*
   2  * Altera Arria10 DevKit System Resource MFD Driver
   3  *
   4  * Author: Thor Thayer <tthayer@opensource.altera.com>
   5  *
   6  * Copyright Intel Corporation (C) 2014-2016. All Rights Reserved
   7  *
   8  * This program is free software; you can redistribute it and/or modify it
   9  * under the terms and conditions of the GNU General Public License,
  10  * version 2, as published by the Free Software Foundation.
  11  *
  12  * This program is distributed in the hope it will be useful, but WITHOUT
  13  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  15  * more details.
  16  *
  17  * You should have received a copy of the GNU General Public License along with
  18  * this program.  If not, see <http://www.gnu.org/licenses/>.
  19  *
  20  * SPI access for Altera Arria10 MAX5 System Resource Chip
  21  *
  22  * Adapted from DA9052
  23  */
  24
  25 #include <linux/mfd/altera-a10sr.h>
  26 #include <linux/mfd/core.h>
  27 #include <linux/init.h>
  28 #include <linux/of.h>
  29 #include <linux/spi/spi.h>
  30
  31 static const struct mfd_cell altr_a10sr_subdev_info[] = {
  32         {
  33                 .name = "altr_a10sr_gpio",
  34                 .of_compatible = "altr,a10sr-gpio",
  35         },
  36 };
  37
  38 static bool altr_a10sr_reg_readable(struct device *dev, unsigned int reg)
  39 {
  40         switch (reg) {
  41         case ALTR_A10SR_VERSION_READ:
  42         case ALTR_A10SR_LED_REG:
  43         case ALTR_A10SR_PBDSW_REG:
  44         case ALTR_A10SR_PBDSW_IRQ_REG:
  45         case ALTR_A10SR_PWR_GOOD1_REG:
  46         case ALTR_A10SR_PWR_GOOD2_REG:
  47         case ALTR_A10SR_PWR_GOOD3_REG:
  48         case ALTR_A10SR_FMCAB_REG:
  49         case ALTR_A10SR_HPS_RST_REG:
  50         case ALTR_A10SR_USB_QSPI_REG:
  51         case ALTR_A10SR_SFPA_REG:
  52         case ALTR_A10SR_SFPB_REG:
  53         case ALTR_A10SR_I2C_M_REG:
  54         case ALTR_A10SR_WARM_RST_REG:
  55         case ALTR_A10SR_WR_KEY_REG:
  56         case ALTR_A10SR_PMBUS_REG:
  57                 return true;
  58         default:
  59                 return false;
  60         }
  61 }
  62
  63 static bool altr_a10sr_reg_writeable(struct device *dev, unsigned int reg)
  64 {
  65         switch (reg) {
  66         case ALTR_A10SR_LED_REG:
  67         case ALTR_A10SR_PBDSW_IRQ_REG:
  68         case ALTR_A10SR_FMCAB_REG:
  69         case ALTR_A10SR_HPS_RST_REG:
  70         case ALTR_A10SR_USB_QSPI_REG:
  71         case ALTR_A10SR_SFPA_REG:
  72         case ALTR_A10SR_SFPB_REG:
  73         case ALTR_A10SR_WARM_RST_REG:
  74         case ALTR_A10SR_WR_KEY_REG:
  75         case ALTR_A10SR_PMBUS_REG:
  76                 return true;
  77         default:
  78                 return false;
  79         }
  80 }
  81
  82 static bool altr_a10sr_reg_volatile(struct device *dev, unsigned int reg)
  83 {
  84         switch (reg) {
  85         case ALTR_A10SR_PBDSW_REG:
  86         case ALTR_A10SR_PBDSW_IRQ_REG:
  87         case ALTR_A10SR_PWR_GOOD1_REG:
  88         case ALTR_A10SR_PWR_GOOD2_REG:
  89         case ALTR_A10SR_PWR_GOOD3_REG:
  90         case ALTR_A10SR_HPS_RST_REG:
  91         case ALTR_A10SR_I2C_M_REG:
  92         case ALTR_A10SR_WARM_RST_REG:
  93         case ALTR_A10SR_WR_KEY_REG:
  94         case ALTR_A10SR_PMBUS_REG:
  95                 return true;
  96         default:
  97                 return false;
  98         }
  99 }
 100
 101 static const struct regmap_config altr_a10sr_regmap_config = {
 102         .reg_bits = 8,
 103         .val_bits = 8,
 104
 105         .cache_type = REGCACHE_NONE,
 106
 107         .use_single_rw = true,
 108         .read_flag_mask = 1,
 109         .write_flag_mask = 0,
 110
 111         .max_register = ALTR_A10SR_WR_KEY_REG,
 112         .readable_reg = altr_a10sr_reg_readable,
 113         .writeable_reg = altr_a10sr_reg_writeable,
 114         .volatile_reg = altr_a10sr_reg_volatile,
 115
 116 };
 117
 118 static int altr_a10sr_spi_probe(struct spi_device *spi)
 119 {
 120         int ret;
 121         struct altr_a10sr *a10sr;
 122
 123         a10sr = devm_kzalloc(&spi->dev, sizeof(*a10sr),
 124                              GFP_KERNEL);
 125         if (!a10sr)
 126                 return -ENOMEM;
 127
 128         spi->mode = SPI_MODE_3;
 129         spi->bits_per_word = 8;
 130         spi_setup(spi);
 131
 132         a10sr->dev = &spi->dev;
 133
 134         spi_set_drvdata(spi, a10sr);
 135
 136         a10sr->regmap = devm_regmap_init_spi(spi, &altr_a10sr_regmap_config);
 137         if (IS_ERR(a10sr->regmap)) {
 138                 ret = PTR_ERR(a10sr->regmap);
 139                 dev_err(&spi->dev, "Failed to allocate register map: %d\n",
 140                         ret);
 141                 return ret;
 142         }
 143
 144         ret = devm_mfd_add_devices(a10sr->dev, PLATFORM_DEVID_AUTO,
 145                                    altr_a10sr_subdev_info,
 146                                    ARRAY_SIZE(altr_a10sr_subdev_info),
 147                                    NULL, 0, NULL);
 148         if (ret)
 149                 dev_err(a10sr->dev, "Failed to register sub-devices: %d\n",
 150                         ret);
 151
 152         return ret;
 153 }
 154
 155 static const struct of_device_id altr_a10sr_spi_of_match[] = {
 156         { .compatible = "altr,a10sr" },
 157         { },
 158 };
 159
 160 static struct spi_driver altr_a10sr_spi_driver = {
 161         .probe = altr_a10sr_spi_probe,
 162         .driver = {
 163                 .name = "altr_a10sr",
 164                 .of_match_table = of_match_ptr(altr_a10sr_spi_of_match),
 165         },
 166 };
 167 builtin_driver(altr_a10sr_spi_driver, spi_register_driver)