?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
sh_eth: fix EESIPR values for SH77{34|63}
[linux/fpc-iii.git] / drivers / pcmcia / pxa2xx_base.c
blob91b5f5724cba6dde6466cb50cfada71875873ad0
1 /*======================================================================
2
3 Device driver for the PCMCIA control functionality of PXA2xx
4 microprocessors.
5
6 The contents of this file may be used under the
7 terms of the GNU Public License version 2 (the "GPL")
8
9 (c) Ian Molton (spyro@f2s.com) 2003
10 (c) Stefan Eletzhofer (stefan.eletzhofer@inquant.de) 2003,4
11
12 derived from sa11xx_base.c
13
14 Portions created by John G. Dorsey are
15 Copyright (C) 1999 John G. Dorsey.
16
17 ======================================================================*/
18
19 #include <linux/module.h>
20 #include <linux/slab.h>
21 #include <linux/init.h>
22 #include <linux/cpufreq.h>
23 #include <linux/ioport.h>
24 #include <linux/kernel.h>
25 #include <linux/spinlock.h>
26 #include <linux/platform_device.h>
27
28 #include <mach/hardware.h>
29 #include <mach/smemc.h>
30 #include <asm/io.h>
31 #include <asm/irq.h>
32 #include <mach/pxa2xx-regs.h>
33 #include <asm/mach-types.h>
34
35 #include <pcmcia/ss.h>
36 #include <pcmcia/cistpl.h>
37
38 #include "soc_common.h"
39 #include "pxa2xx_base.h"
40
41 /*
42 * Personal Computer Memory Card International Association (PCMCIA) sockets
43 */
44
45 #define PCMCIAPrtSp 0x04000000 /* PCMCIA Partition Space [byte] */
46 #define PCMCIASp (4*PCMCIAPrtSp) /* PCMCIA Space [byte] */
47 #define PCMCIAIOSp PCMCIAPrtSp /* PCMCIA I/O Space [byte] */
48 #define PCMCIAAttrSp PCMCIAPrtSp /* PCMCIA Attribute Space [byte] */
49 #define PCMCIAMemSp PCMCIAPrtSp /* PCMCIA Memory Space [byte] */
50
51 #define PCMCIA0Sp PCMCIASp /* PCMCIA 0 Space [byte] */
52 #define PCMCIA0IOSp PCMCIAIOSp /* PCMCIA 0 I/O Space [byte] */
53 #define PCMCIA0AttrSp PCMCIAAttrSp /* PCMCIA 0 Attribute Space [byte] */
54 #define PCMCIA0MemSp PCMCIAMemSp /* PCMCIA 0 Memory Space [byte] */
55
56 #define PCMCIA1Sp PCMCIASp /* PCMCIA 1 Space [byte] */
57 #define PCMCIA1IOSp PCMCIAIOSp /* PCMCIA 1 I/O Space [byte] */
58 #define PCMCIA1AttrSp PCMCIAAttrSp /* PCMCIA 1 Attribute Space [byte] */
59 #define PCMCIA1MemSp PCMCIAMemSp /* PCMCIA 1 Memory Space [byte] */
60
61 #define _PCMCIA(Nb) /* PCMCIA [0..1] */ \
62 (0x20000000 + (Nb) * PCMCIASp)
63 #define _PCMCIAIO(Nb) _PCMCIA(Nb) /* PCMCIA I/O [0..1] */
64 #define _PCMCIAAttr(Nb) /* PCMCIA Attribute [0..1] */ \
65 (_PCMCIA(Nb) + 2 * PCMCIAPrtSp)
66 #define _PCMCIAMem(Nb) /* PCMCIA Memory [0..1] */ \
67 (_PCMCIA(Nb) + 3 * PCMCIAPrtSp)
68
69 #define _PCMCIA0 _PCMCIA(0) /* PCMCIA 0 */
70 #define _PCMCIA0IO _PCMCIAIO(0) /* PCMCIA 0 I/O */
71 #define _PCMCIA0Attr _PCMCIAAttr(0) /* PCMCIA 0 Attribute */
72 #define _PCMCIA0Mem _PCMCIAMem(0) /* PCMCIA 0 Memory */
73
74 #define _PCMCIA1 _PCMCIA(1) /* PCMCIA 1 */
75 #define _PCMCIA1IO _PCMCIAIO(1) /* PCMCIA 1 I/O */
76 #define _PCMCIA1Attr _PCMCIAAttr(1) /* PCMCIA 1 Attribute */
77 #define _PCMCIA1Mem _PCMCIAMem(1) /* PCMCIA 1 Memory */
78
79
80 #define MCXX_SETUP_MASK (0x7f)
81 #define MCXX_ASST_MASK (0x1f)
82 #define MCXX_HOLD_MASK (0x3f)
83 #define MCXX_SETUP_SHIFT (0)
84 #define MCXX_ASST_SHIFT (7)
85 #define MCXX_HOLD_SHIFT (14)
86
87 static inline u_int pxa2xx_mcxx_hold(u_int pcmcia_cycle_ns,
88 u_int mem_clk_10khz)
89 {
90 u_int code = pcmcia_cycle_ns * mem_clk_10khz;
91 return (code / 300000) + ((code % 300000) ? 1 : 0) - 1;
92 }
93
94 static inline u_int pxa2xx_mcxx_asst(u_int pcmcia_cycle_ns,
95 u_int mem_clk_10khz)
96 {
97 u_int code = pcmcia_cycle_ns * mem_clk_10khz;
98 return (code / 300000) + ((code % 300000) ? 1 : 0) + 1;
99 }
100
101 static inline u_int pxa2xx_mcxx_setup(u_int pcmcia_cycle_ns,
102 u_int mem_clk_10khz)
103 {
104 u_int code = pcmcia_cycle_ns * mem_clk_10khz;
105 return (code / 100000) + ((code % 100000) ? 1 : 0) - 1;
106 }
107
108 /* This function returns the (approximate) command assertion period, in
109 * nanoseconds, for a given CPU clock frequency and MCXX_ASST value:
110 */
111 static inline u_int pxa2xx_pcmcia_cmd_time(u_int mem_clk_10khz,
112 u_int pcmcia_mcxx_asst)
113 {
114 return (300000 * (pcmcia_mcxx_asst + 1) / mem_clk_10khz);
115 }
116
117 static int pxa2xx_pcmcia_set_mcmem( int sock, int speed, int clock )
118 {
119 uint32_t val;
120
121 val = ((pxa2xx_mcxx_setup(speed, clock)
122 & MCXX_SETUP_MASK) << MCXX_SETUP_SHIFT)
123 | ((pxa2xx_mcxx_asst(speed, clock)
124 & MCXX_ASST_MASK) << MCXX_ASST_SHIFT)
125 | ((pxa2xx_mcxx_hold(speed, clock)
126 & MCXX_HOLD_MASK) << MCXX_HOLD_SHIFT);
127
128 __raw_writel(val, MCMEM(sock));
129
130 return 0;
131 }
132
133 static int pxa2xx_pcmcia_set_mcio( int sock, int speed, int clock )
134 {
135 uint32_t val;
136
137 val = ((pxa2xx_mcxx_setup(speed, clock)
138 & MCXX_SETUP_MASK) << MCXX_SETUP_SHIFT)
139 | ((pxa2xx_mcxx_asst(speed, clock)
140 & MCXX_ASST_MASK) << MCXX_ASST_SHIFT)
141 | ((pxa2xx_mcxx_hold(speed, clock)
142 & MCXX_HOLD_MASK) << MCXX_HOLD_SHIFT);
143
144 __raw_writel(val, MCIO(sock));
145
146 return 0;
147 }
148
149 static int pxa2xx_pcmcia_set_mcatt( int sock, int speed, int clock )
150 {
151 uint32_t val;
152
153 val = ((pxa2xx_mcxx_setup(speed, clock)
154 & MCXX_SETUP_MASK) << MCXX_SETUP_SHIFT)
155 | ((pxa2xx_mcxx_asst(speed, clock)
156 & MCXX_ASST_MASK) << MCXX_ASST_SHIFT)
157 | ((pxa2xx_mcxx_hold(speed, clock)
158 & MCXX_HOLD_MASK) << MCXX_HOLD_SHIFT);
159
160 __raw_writel(val, MCATT(sock));
161
162 return 0;
163 }
164
165 static int pxa2xx_pcmcia_set_mcxx(struct soc_pcmcia_socket *skt, unsigned int clk)
166 {
167 struct soc_pcmcia_timing timing;
168 int sock = skt->nr;
169
170 soc_common_pcmcia_get_timing(skt, &timing);
171
172 pxa2xx_pcmcia_set_mcmem(sock, timing.mem, clk);
173 pxa2xx_pcmcia_set_mcatt(sock, timing.attr, clk);
174 pxa2xx_pcmcia_set_mcio(sock, timing.io, clk);
175
176 return 0;
177 }
178
179 static int pxa2xx_pcmcia_set_timing(struct soc_pcmcia_socket *skt)
180 {
181 unsigned long clk = clk_get_rate(skt->clk);
182 return pxa2xx_pcmcia_set_mcxx(skt, clk / 10000);
183 }
184
185 #ifdef CONFIG_CPU_FREQ
186
187 static int
188 pxa2xx_pcmcia_frequency_change(struct soc_pcmcia_socket *skt,
189 unsigned long val,
190 struct cpufreq_freqs *freqs)
191 {
192 switch (val) {
193 case CPUFREQ_PRECHANGE:
194 if (freqs->new > freqs->old) {
195 debug(skt, 2, "new frequency %u.%uMHz > %u.%uMHz, "
196 "pre-updating\n",
197 freqs->new / 1000, (freqs->new / 100) % 10,
198 freqs->old / 1000, (freqs->old / 100) % 10);
199 pxa2xx_pcmcia_set_timing(skt);
200 }
201 break;
202
203 case CPUFREQ_POSTCHANGE:
204 if (freqs->new < freqs->old) {
205 debug(skt, 2, "new frequency %u.%uMHz < %u.%uMHz, "
206 "post-updating\n",
207 freqs->new / 1000, (freqs->new / 100) % 10,
208 freqs->old / 1000, (freqs->old / 100) % 10);
209 pxa2xx_pcmcia_set_timing(skt);
210 }
211 break;
212 }
213 return 0;
214 }
215 #endif
216
217 void pxa2xx_configure_sockets(struct device *dev, struct pcmcia_low_level *ops)
218 {
219 /*
220 * We have at least one socket, so set MECR:CIT
221 * (Card Is There)
222 */
223 uint32_t mecr = MECR_CIT;
224
225 /* Set MECR:NOS (Number Of Sockets) */
226 if ((ops->first + ops->nr) > 1 ||
227 machine_is_viper() || machine_is_arcom_zeus())
228 mecr |= MECR_NOS;
229
230 __raw_writel(mecr, MECR);
231 }
232 EXPORT_SYMBOL(pxa2xx_configure_sockets);
233
234 static const char *skt_names[] = {
235 "PCMCIA socket 0",
236 "PCMCIA socket 1",
237 };
238
239 #define SKT_DEV_INFO_SIZE(n) \
240 (sizeof(struct skt_dev_info) + (n)*sizeof(struct soc_pcmcia_socket))
241
242 int pxa2xx_drv_pcmcia_add_one(struct soc_pcmcia_socket *skt)
243 {
244 skt->res_skt.start = _PCMCIA(skt->nr);
245 skt->res_skt.end = _PCMCIA(skt->nr) + PCMCIASp - 1;
246 skt->res_skt.name = skt_names[skt->nr];
247 skt->res_skt.flags = IORESOURCE_MEM;
248
249 skt->res_io.start = _PCMCIAIO(skt->nr);
250 skt->res_io.end = _PCMCIAIO(skt->nr) + PCMCIAIOSp - 1;
251 skt->res_io.name = "io";
252 skt->res_io.flags = IORESOURCE_MEM | IORESOURCE_BUSY;
253
254 skt->res_mem.start = _PCMCIAMem(skt->nr);
255 skt->res_mem.end = _PCMCIAMem(skt->nr) + PCMCIAMemSp - 1;
256 skt->res_mem.name = "memory";
257 skt->res_mem.flags = IORESOURCE_MEM;
258
259 skt->res_attr.start = _PCMCIAAttr(skt->nr);
260 skt->res_attr.end = _PCMCIAAttr(skt->nr) + PCMCIAAttrSp - 1;
261 skt->res_attr.name = "attribute";
262 skt->res_attr.flags = IORESOURCE_MEM;
263
264 return soc_pcmcia_add_one(skt);
265 }
266 EXPORT_SYMBOL(pxa2xx_drv_pcmcia_add_one);
267
268 void pxa2xx_drv_pcmcia_ops(struct pcmcia_low_level *ops)
269 {
270 /* Provide our PXA2xx specific timing routines. */
271 ops->set_timing = pxa2xx_pcmcia_set_timing;
272 #ifdef CONFIG_CPU_FREQ
273 ops->frequency_change = pxa2xx_pcmcia_frequency_change;
274 #endif
275 }
276 EXPORT_SYMBOL(pxa2xx_drv_pcmcia_ops);
277
278 static int pxa2xx_drv_pcmcia_probe(struct platform_device *dev)
279 {
280 int i, ret = 0;
281 struct pcmcia_low_level *ops;
282 struct skt_dev_info *sinfo;
283 struct soc_pcmcia_socket *skt;
284 struct clk *clk;
285
286 ops = (struct pcmcia_low_level *)dev->dev.platform_data;
287 if (!ops) {
288 ret = -ENODEV;
289 goto err0;
290 }
291
292 if (cpu_is_pxa320() && ops->nr > 1) {
293 dev_err(&dev->dev, "pxa320 supports only one pcmcia slot");
294 ret = -EINVAL;
295 goto err0;
296 }
297
298 clk = devm_clk_get(&dev->dev, NULL);
299 if (IS_ERR(clk))
300 return -ENODEV;
301
302 pxa2xx_drv_pcmcia_ops(ops);
303
304 sinfo = devm_kzalloc(&dev->dev, SKT_DEV_INFO_SIZE(ops->nr),
305 GFP_KERNEL);
306 if (!sinfo)
307 return -ENOMEM;
308
309 sinfo->nskt = ops->nr;
310
311 /* Initialize processor specific parameters */
312 for (i = 0; i < ops->nr; i++) {
313 skt = &sinfo->skt[i];
314
315 skt->nr = ops->first + i;
316 skt->clk = clk;
317 soc_pcmcia_init_one(skt, ops, &dev->dev);
318
319 ret = pxa2xx_drv_pcmcia_add_one(skt);
320 if (ret)
321 goto err1;
322 }
323
324 pxa2xx_configure_sockets(&dev->dev, ops);
325 dev_set_drvdata(&dev->dev, sinfo);
326
327 return 0;
328
329 err1:
330 while (--i >= 0)
331 soc_pcmcia_remove_one(&sinfo->skt[i]);
332
333 err0:
334 return ret;
335 }
336
337 static int pxa2xx_drv_pcmcia_remove(struct platform_device *dev)
338 {
339 struct skt_dev_info *sinfo = platform_get_drvdata(dev);
340 int i;
341
342 for (i = 0; i < sinfo->nskt; i++)
343 soc_pcmcia_remove_one(&sinfo->skt[i]);
344
345 return 0;
346 }
347
348 static int pxa2xx_drv_pcmcia_resume(struct device *dev)
349 {
350 struct pcmcia_low_level *ops = (struct pcmcia_low_level *)dev->platform_data;
351
352 pxa2xx_configure_sockets(dev, ops);
353 return 0;
354 }
355
356 static const struct dev_pm_ops pxa2xx_drv_pcmcia_pm_ops = {
357 .resume = pxa2xx_drv_pcmcia_resume,
358 };
359
360 static struct platform_driver pxa2xx_pcmcia_driver = {
361 .probe = pxa2xx_drv_pcmcia_probe,
362 .remove = pxa2xx_drv_pcmcia_remove,
363 .driver = {
364 .name = "pxa2xx-pcmcia",
365 .pm = &pxa2xx_drv_pcmcia_pm_ops,
366 },
367 };
368
369 static int __init pxa2xx_pcmcia_init(void)
370 {
371 return platform_driver_register(&pxa2xx_pcmcia_driver);
372 }
373
374 static void __exit pxa2xx_pcmcia_exit(void)
375 {
376 platform_driver_unregister(&pxa2xx_pcmcia_driver);
377 }
378
379 fs_initcall(pxa2xx_pcmcia_init);
380 module_exit(pxa2xx_pcmcia_exit);
381
382 MODULE_AUTHOR("Stefan Eletzhofer <stefan.eletzhofer@inquant.de> and Ian Molton <spyro@f2s.com>");
383 MODULE_DESCRIPTION("Linux PCMCIA Card Services: PXA2xx core socket driver");
384 MODULE_LICENSE("GPL");
385 MODULE_ALIAS("platform:pxa2xx-pcmcia");
Linux with added FPC-III support