1 // SPDX-License-Identifier: GPL-2.0-only
3 * Hisilicon's Hi6220 mailbox driver
5 * Copyright (c) 2015 Hisilicon Limited.
6 * Copyright (c) 2015 Linaro Limited.
8 * Author: Leo Yan <leo.yan@linaro.org>
11 #include <linux/device.h>
12 #include <linux/err.h>
13 #include <linux/interrupt.h>
15 #include <linux/kfifo.h>
16 #include <linux/mailbox_controller.h>
17 #include <linux/module.h>
18 #include <linux/platform_device.h>
19 #include <linux/slab.h>
21 #define MBOX_CHAN_MAX 32
25 /* Mailbox message length: 8 words */
26 #define MBOX_MSG_LEN 8
28 /* Mailbox Registers */
29 #define MBOX_OFF(m) (0x40 * (m))
30 #define MBOX_MODE_REG(m) (MBOX_OFF(m) + 0x0)
31 #define MBOX_DATA_REG(m) (MBOX_OFF(m) + 0x4)
33 #define MBOX_STATE_MASK (0xF << 4)
34 #define MBOX_STATE_IDLE (0x1 << 4)
35 #define MBOX_STATE_TX (0x2 << 4)
36 #define MBOX_STATE_RX (0x4 << 4)
37 #define MBOX_STATE_ACK (0x8 << 4)
38 #define MBOX_ACK_CONFIG_MASK (0x1 << 0)
39 #define MBOX_ACK_AUTOMATIC (0x1 << 0)
40 #define MBOX_ACK_IRQ (0x0 << 0)
43 #define ACK_INT_RAW_REG(i) ((i) + 0x400)
44 #define ACK_INT_MSK_REG(i) ((i) + 0x404)
45 #define ACK_INT_STAT_REG(i) ((i) + 0x408)
46 #define ACK_INT_CLR_REG(i) ((i) + 0x40c)
47 #define ACK_INT_ENA_REG(i) ((i) + 0x500)
48 #define ACK_INT_DIS_REG(i) ((i) + 0x504)
49 #define DST_INT_RAW_REG(i) ((i) + 0x420)
52 struct hi6220_mbox_chan
{
55 * Description for channel's hardware info:
56 * - direction: tx or rx
57 * - dst irq: peer core's irq number
58 * - ack irq: local irq number
61 unsigned int dir
, dst_irq
, ack_irq
;
64 struct hi6220_mbox
*parent
;
72 /* flag of enabling tx's irq mode */
75 /* region for ipc event */
78 /* region for mailbox */
81 unsigned int chan_num
;
82 struct hi6220_mbox_chan
*mchan
;
84 void *irq_map_chan
[MBOX_CHAN_MAX
];
85 struct mbox_chan
*chan
;
86 struct mbox_controller controller
;
89 static void mbox_set_state(struct hi6220_mbox
*mbox
,
90 unsigned int slot
, u32 val
)
94 status
= readl(mbox
->base
+ MBOX_MODE_REG(slot
));
95 status
= (status
& ~MBOX_STATE_MASK
) | val
;
96 writel(status
, mbox
->base
+ MBOX_MODE_REG(slot
));
99 static void mbox_set_mode(struct hi6220_mbox
*mbox
,
100 unsigned int slot
, u32 val
)
104 mode
= readl(mbox
->base
+ MBOX_MODE_REG(slot
));
105 mode
= (mode
& ~MBOX_ACK_CONFIG_MASK
) | val
;
106 writel(mode
, mbox
->base
+ MBOX_MODE_REG(slot
));
109 static bool hi6220_mbox_last_tx_done(struct mbox_chan
*chan
)
111 struct hi6220_mbox_chan
*mchan
= chan
->con_priv
;
112 struct hi6220_mbox
*mbox
= mchan
->parent
;
115 /* Only set idle state for polling mode */
116 BUG_ON(mbox
->tx_irq_mode
);
118 state
= readl(mbox
->base
+ MBOX_MODE_REG(mchan
->slot
));
119 return ((state
& MBOX_STATE_MASK
) == MBOX_STATE_IDLE
);
122 static int hi6220_mbox_send_data(struct mbox_chan
*chan
, void *msg
)
124 struct hi6220_mbox_chan
*mchan
= chan
->con_priv
;
125 struct hi6220_mbox
*mbox
= mchan
->parent
;
126 unsigned int slot
= mchan
->slot
;
130 /* indicate as a TX channel */
131 mchan
->dir
= MBOX_TX
;
133 mbox_set_state(mbox
, slot
, MBOX_STATE_TX
);
135 if (mbox
->tx_irq_mode
)
136 mbox_set_mode(mbox
, slot
, MBOX_ACK_IRQ
);
138 mbox_set_mode(mbox
, slot
, MBOX_ACK_AUTOMATIC
);
140 for (i
= 0; i
< MBOX_MSG_LEN
; i
++)
141 writel(buf
[i
], mbox
->base
+ MBOX_DATA_REG(slot
) + i
* 4);
143 /* trigger remote request */
144 writel(BIT(mchan
->dst_irq
), DST_INT_RAW_REG(mbox
->ipc
));
148 static irqreturn_t
hi6220_mbox_interrupt(int irq
, void *p
)
150 struct hi6220_mbox
*mbox
= p
;
151 struct hi6220_mbox_chan
*mchan
;
152 struct mbox_chan
*chan
;
153 unsigned int state
, intr_bit
, i
;
154 u32 msg
[MBOX_MSG_LEN
];
156 state
= readl(ACK_INT_STAT_REG(mbox
->ipc
));
158 dev_warn(mbox
->dev
, "%s: spurious interrupt\n",
164 intr_bit
= __ffs(state
);
165 state
&= (state
- 1);
167 chan
= mbox
->irq_map_chan
[intr_bit
];
169 dev_warn(mbox
->dev
, "%s: unexpected irq vector %d\n",
174 mchan
= chan
->con_priv
;
175 if (mchan
->dir
== MBOX_TX
)
176 mbox_chan_txdone(chan
, 0);
178 for (i
= 0; i
< MBOX_MSG_LEN
; i
++)
179 msg
[i
] = readl(mbox
->base
+
180 MBOX_DATA_REG(mchan
->slot
) + i
* 4);
182 mbox_chan_received_data(chan
, (void *)msg
);
185 /* clear IRQ source */
186 writel(BIT(mchan
->ack_irq
), ACK_INT_CLR_REG(mbox
->ipc
));
187 mbox_set_state(mbox
, mchan
->slot
, MBOX_STATE_IDLE
);
193 static int hi6220_mbox_startup(struct mbox_chan
*chan
)
195 struct hi6220_mbox_chan
*mchan
= chan
->con_priv
;
196 struct hi6220_mbox
*mbox
= mchan
->parent
;
200 /* enable interrupt */
201 writel(BIT(mchan
->ack_irq
), ACK_INT_ENA_REG(mbox
->ipc
));
205 static void hi6220_mbox_shutdown(struct mbox_chan
*chan
)
207 struct hi6220_mbox_chan
*mchan
= chan
->con_priv
;
208 struct hi6220_mbox
*mbox
= mchan
->parent
;
210 /* disable interrupt */
211 writel(BIT(mchan
->ack_irq
), ACK_INT_DIS_REG(mbox
->ipc
));
212 mbox
->irq_map_chan
[mchan
->ack_irq
] = NULL
;
215 static const struct mbox_chan_ops hi6220_mbox_ops
= {
216 .send_data
= hi6220_mbox_send_data
,
217 .startup
= hi6220_mbox_startup
,
218 .shutdown
= hi6220_mbox_shutdown
,
219 .last_tx_done
= hi6220_mbox_last_tx_done
,
222 static struct mbox_chan
*hi6220_mbox_xlate(struct mbox_controller
*controller
,
223 const struct of_phandle_args
*spec
)
225 struct hi6220_mbox
*mbox
= dev_get_drvdata(controller
->dev
);
226 struct hi6220_mbox_chan
*mchan
;
227 struct mbox_chan
*chan
;
228 unsigned int i
= spec
->args
[0];
229 unsigned int dst_irq
= spec
->args
[1];
230 unsigned int ack_irq
= spec
->args
[2];
232 /* Bounds checking */
233 if (i
>= mbox
->chan_num
|| dst_irq
>= mbox
->chan_num
||
234 ack_irq
>= mbox
->chan_num
) {
236 "Invalid channel idx %d dst_irq %d ack_irq %d\n",
237 i
, dst_irq
, ack_irq
);
238 return ERR_PTR(-EINVAL
);
241 /* Is requested channel free? */
242 chan
= &mbox
->chan
[i
];
243 if (mbox
->irq_map_chan
[ack_irq
] == (void *)chan
) {
244 dev_err(mbox
->dev
, "Channel in use\n");
245 return ERR_PTR(-EBUSY
);
248 mchan
= chan
->con_priv
;
249 mchan
->dst_irq
= dst_irq
;
250 mchan
->ack_irq
= ack_irq
;
252 mbox
->irq_map_chan
[ack_irq
] = (void *)chan
;
256 static const struct of_device_id hi6220_mbox_of_match
[] = {
257 { .compatible
= "hisilicon,hi6220-mbox", },
260 MODULE_DEVICE_TABLE(of
, hi6220_mbox_of_match
);
262 static int hi6220_mbox_probe(struct platform_device
*pdev
)
264 struct device_node
*node
= pdev
->dev
.of_node
;
265 struct device
*dev
= &pdev
->dev
;
266 struct hi6220_mbox
*mbox
;
267 struct resource
*res
;
270 mbox
= devm_kzalloc(dev
, sizeof(*mbox
), GFP_KERNEL
);
275 mbox
->chan_num
= MBOX_CHAN_MAX
;
276 mbox
->mchan
= devm_kcalloc(dev
,
277 mbox
->chan_num
, sizeof(*mbox
->mchan
), GFP_KERNEL
);
281 mbox
->chan
= devm_kcalloc(dev
,
282 mbox
->chan_num
, sizeof(*mbox
->chan
), GFP_KERNEL
);
286 mbox
->irq
= platform_get_irq(pdev
, 0);
290 res
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
291 mbox
->ipc
= devm_ioremap_resource(dev
, res
);
292 if (IS_ERR(mbox
->ipc
)) {
293 dev_err(dev
, "ioremap ipc failed\n");
294 return PTR_ERR(mbox
->ipc
);
297 res
= platform_get_resource(pdev
, IORESOURCE_MEM
, 1);
298 mbox
->base
= devm_ioremap_resource(dev
, res
);
299 if (IS_ERR(mbox
->base
)) {
300 dev_err(dev
, "ioremap buffer failed\n");
301 return PTR_ERR(mbox
->base
);
304 err
= devm_request_irq(dev
, mbox
->irq
, hi6220_mbox_interrupt
, 0,
305 dev_name(dev
), mbox
);
307 dev_err(dev
, "Failed to register a mailbox IRQ handler: %d\n",
312 mbox
->controller
.dev
= dev
;
313 mbox
->controller
.chans
= &mbox
->chan
[0];
314 mbox
->controller
.num_chans
= mbox
->chan_num
;
315 mbox
->controller
.ops
= &hi6220_mbox_ops
;
316 mbox
->controller
.of_xlate
= hi6220_mbox_xlate
;
318 for (i
= 0; i
< mbox
->chan_num
; i
++) {
319 mbox
->chan
[i
].con_priv
= &mbox
->mchan
[i
];
320 mbox
->irq_map_chan
[i
] = NULL
;
322 mbox
->mchan
[i
].parent
= mbox
;
323 mbox
->mchan
[i
].slot
= i
;
326 /* mask and clear all interrupt vectors */
327 writel(0x0, ACK_INT_MSK_REG(mbox
->ipc
));
328 writel(~0x0, ACK_INT_CLR_REG(mbox
->ipc
));
330 /* use interrupt for tx's ack */
331 if (of_find_property(node
, "hi6220,mbox-tx-noirq", NULL
))
332 mbox
->tx_irq_mode
= false;
334 mbox
->tx_irq_mode
= true;
336 if (mbox
->tx_irq_mode
)
337 mbox
->controller
.txdone_irq
= true;
339 mbox
->controller
.txdone_poll
= true;
340 mbox
->controller
.txpoll_period
= 5;
343 err
= devm_mbox_controller_register(dev
, &mbox
->controller
);
345 dev_err(dev
, "Failed to register mailbox %d\n", err
);
349 platform_set_drvdata(pdev
, mbox
);
350 dev_info(dev
, "Mailbox enabled\n");
354 static struct platform_driver hi6220_mbox_driver
= {
356 .name
= "hi6220-mbox",
357 .owner
= THIS_MODULE
,
358 .of_match_table
= hi6220_mbox_of_match
,
360 .probe
= hi6220_mbox_probe
,
363 static int __init
hi6220_mbox_init(void)
365 return platform_driver_register(&hi6220_mbox_driver
);
367 core_initcall(hi6220_mbox_init
);
369 static void __exit
hi6220_mbox_exit(void)
371 platform_driver_unregister(&hi6220_mbox_driver
);
373 module_exit(hi6220_mbox_exit
);
375 MODULE_AUTHOR("Leo Yan <leo.yan@linaro.org>");
376 MODULE_DESCRIPTION("Hi6220 mailbox driver");
377 MODULE_LICENSE("GPL v2");