1 MediaTek PMIC Wrapper Driver
3 This document describes the binding for the MediaTek PMIC wrapper.
5 On MediaTek SoCs the PMIC is connected via SPI. The SPI master interface
6 is not directly visible to the CPU, but only through the PMIC wrapper
7 inside the SoC. The communication between the SoC and the PMIC can
8 optionally be encrypted. Also a non standard Dual IO SPI mode can be
9 used to increase speed.
13 on MT8135 the pins of some SoC internal peripherals can be on the PMIC.
14 The signals of these pins are routed over the SPI bus using the pwrap
15 bridge. In the binding description below the properties needed for bridging
16 are marked with "IP Pairing". These are optional on SoCs which do not support
19 Required properties in pwrap device node.
21 "mediatek,mt2701-pwrap" for MT2701/7623 SoCs
22 "mediatek,mt6765-pwrap" for MT6765 SoCs
23 "mediatek,mt6779-pwrap" for MT6779 SoCs
24 "mediatek,mt6797-pwrap" for MT6797 SoCs
25 "mediatek,mt7622-pwrap" for MT7622 SoCs
26 "mediatek,mt8135-pwrap" for MT8135 SoCs
27 "mediatek,mt8173-pwrap" for MT8173 SoCs
28 "mediatek,mt8183-pwrap" for MT8183 SoCs
29 "mediatek,mt8516-pwrap" for MT8516 SoCs
30 - interrupts: IRQ for pwrap in SOC
31 - reg-names: Must include the following entries:
32 "pwrap": Main registers base
33 "pwrap-bridge": bridge base (IP Pairing)
34 - reg: Must contain an entry for each entry in reg-names.
35 - reset-names: Must include the following entries:
37 "pwrap-bridge" (IP Pairing)
38 - resets: Must contain an entry for each entry in reset-names.
39 - clock-names: Must include the following entries:
41 "wrap": Main module clock
42 - clocks: Must contain an entry for each entry in clock-names.
45 - pmic: Using either MediaTek PMIC MFD as the child device of pwrap
46 See the following for child node definitions:
47 Documentation/devicetree/bindings/mfd/mt6397.txt
48 or the regulator-only device as the child device of pwrap, such as MT6380.
49 See the following definitions for such kinds of devices.
50 Documentation/devicetree/bindings/regulator/mt6380-regulator.txt
53 pwrap: pwrap@1000f000 {
54 compatible = "mediatek,mt8135-pwrap";
55 reg = <0 0x1000f000 0 0x1000>,
56 <0 0x11017000 0 0x1000>;
57 reg-names = "pwrap", "pwrap-bridge";
58 interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
59 resets = <&infracfg MT8135_INFRA_PMIC_WRAP_RST>,
60 <&pericfg MT8135_PERI_PWRAP_BRIDGE_SW_RST>;
61 reset-names = "pwrap", "pwrap-bridge";
62 clocks = <&clk26m>, <&clk26m>;
63 clock-names = "spi", "wrap";
66 compatible = "mediatek,mt6397";