1 ============================
2 C-SKY Multi-processors Timer
3 ============================
5 C-SKY multi-processors timer is designed for C-SKY SMP system and the
6 regs is accessed by cpu co-processor 4 registers with mtcr/mfcr.
8 - PTIM_CTLR "cr<0, 14>" Control reg to start reset timer.
9 - PTIM_TSR "cr<1, 14>" Interrupt cleanup status reg.
10 - PTIM_CCVR "cr<3, 14>" Current counter value reg.
11 - PTIM_LVR "cr<6, 14>" Window value reg to trigger next event.
13 ==============================
14 timer node bindings definition
15 ==============================
17 Description: Describes SMP timer
24 Definition: must be "csky,mptimer"
28 Definition: must be input clk node
32 Definition: must be timer irq num defined by soc
38 compatible = "csky,mptimer";
39 clocks = <&dummy_apb_clk>;
41 interrupt-parent = <&intc>;