drivers/gpu/drm/panfrost/panfrost_regs.h

   1 /* SPDX-License-Identifier: GPL-2.0 */
   2 /* Copyright 2018 Marty E. Plummer <hanetzer@startmail.com> */
   3 /* Copyright 2019 Linaro, Ltd, Rob Herring <robh@kernel.org> */
   4 /*
   5  * Register definitions based on mali_midg_regmap.h
   6  * (C) COPYRIGHT 2010-2018 ARM Limited. All rights reserved.
   7  */
   8 #ifndef __PANFROST_REGS_H__
   9 #define __PANFROST_REGS_H__
  10
  11 #define GPU_ID                          0x00
  12 #define GPU_L2_FEATURES                 0x004   /* (RO) Level 2 cache features */
  13 #define GPU_CORE_FEATURES               0x008   /* (RO) Shader Core Features */
  14 #define GPU_TILER_FEATURES              0x00C   /* (RO) Tiler Features */
  15 #define GPU_MEM_FEATURES                0x010   /* (RO) Memory system features */
  16 #define   GROUPS_L2_COHERENT            BIT(0)  /* Cores groups are l2 coherent */
  17
  18 #define GPU_MMU_FEATURES                0x014   /* (RO) MMU features */
  19 #define GPU_AS_PRESENT                  0x018   /* (RO) Address space slots present */
  20 #define GPU_JS_PRESENT                  0x01C   /* (RO) Job slots present */
  21
  22 #define GPU_INT_RAWSTAT                 0x20
  23 #define GPU_INT_CLEAR                   0x24
  24 #define GPU_INT_MASK                    0x28
  25 #define GPU_INT_STAT                    0x2c
  26 #define   GPU_IRQ_FAULT                 BIT(0)
  27 #define   GPU_IRQ_MULTIPLE_FAULT        BIT(7)
  28 #define   GPU_IRQ_RESET_COMPLETED       BIT(8)
  29 #define   GPU_IRQ_POWER_CHANGED         BIT(9)
  30 #define   GPU_IRQ_POWER_CHANGED_ALL     BIT(10)
  31 #define   GPU_IRQ_PERFCNT_SAMPLE_COMPLETED BIT(16)
  32 #define   GPU_IRQ_CLEAN_CACHES_COMPLETED BIT(17)
  33 #define   GPU_IRQ_MASK_ALL                       \
  34           (GPU_IRQ_FAULT                        |\
  35            GPU_IRQ_MULTIPLE_FAULT               |\
  36            GPU_IRQ_RESET_COMPLETED              |\
  37            GPU_IRQ_POWER_CHANGED                |\
  38            GPU_IRQ_POWER_CHANGED_ALL            |\
  39            GPU_IRQ_PERFCNT_SAMPLE_COMPLETED     |\
  40            GPU_IRQ_CLEAN_CACHES_COMPLETED)
  41 #define GPU_IRQ_MASK_ERROR                      \
  42         (                                       \
  43          GPU_IRQ_FAULT                          |\
  44          GPU_IRQ_MULTIPLE_FAULT)
  45 #define GPU_CMD                         0x30
  46 #define   GPU_CMD_SOFT_RESET            0x01
  47 #define   GPU_CMD_PERFCNT_CLEAR         0x03
  48 #define   GPU_CMD_PERFCNT_SAMPLE        0x04
  49 #define   GPU_CMD_CLEAN_CACHES          0x07
  50 #define   GPU_CMD_CLEAN_INV_CACHES      0x08
  51 #define GPU_STATUS                      0x34
  52 #define   GPU_STATUS_PRFCNT_ACTIVE      BIT(2)
  53 #define GPU_LATEST_FLUSH_ID             0x38
  54 #define GPU_PWR_KEY                     0x50    /* (WO) Power manager key register */
  55 #define  GPU_PWR_KEY_UNLOCK             0x2968A819
  56 #define GPU_PWR_OVERRIDE0               0x54    /* (RW) Power manager override settings */
  57 #define GPU_PWR_OVERRIDE1               0x58    /* (RW) Power manager override settings */
  58 #define GPU_FAULT_STATUS                0x3C
  59 #define GPU_FAULT_ADDRESS_LO            0x40
  60 #define GPU_FAULT_ADDRESS_HI            0x44
  61
  62 #define GPU_PERFCNT_BASE_LO             0x60
  63 #define GPU_PERFCNT_BASE_HI             0x64
  64 #define GPU_PERFCNT_CFG                 0x68
  65 #define   GPU_PERFCNT_CFG_MODE(x)       (x)
  66 #define   GPU_PERFCNT_CFG_MODE_OFF      0
  67 #define   GPU_PERFCNT_CFG_MODE_MANUAL   1
  68 #define   GPU_PERFCNT_CFG_MODE_TILE     2
  69 #define   GPU_PERFCNT_CFG_AS(x)         ((x) << 4)
  70 #define   GPU_PERFCNT_CFG_SETSEL(x)     ((x) << 8)
  71 #define GPU_PRFCNT_JM_EN                0x6c
  72 #define GPU_PRFCNT_SHADER_EN            0x70
  73 #define GPU_PRFCNT_TILER_EN             0x74
  74 #define GPU_PRFCNT_MMU_L2_EN            0x7c
  75
  76 #define GPU_THREAD_MAX_THREADS          0x0A0   /* (RO) Maximum number of threads per core */
  77 #define GPU_THREAD_MAX_WORKGROUP_SIZE   0x0A4   /* (RO) Maximum workgroup size */
  78 #define GPU_THREAD_MAX_BARRIER_SIZE     0x0A8   /* (RO) Maximum threads waiting at a barrier */
  79 #define GPU_THREAD_FEATURES             0x0AC   /* (RO) Thread features */
  80 #define GPU_THREAD_TLS_ALLOC            0x310   /* (RO) Number of threads per core that
  81                                                  * TLS must be allocated for */
  82
  83 #define GPU_TEXTURE_FEATURES(n)         (0x0B0 + ((n) * 4))
  84 #define GPU_JS_FEATURES(n)              (0x0C0 + ((n) * 4))
  85
  86 #define GPU_SHADER_PRESENT_LO           0x100   /* (RO) Shader core present bitmap, low word */
  87 #define GPU_SHADER_PRESENT_HI           0x104   /* (RO) Shader core present bitmap, high word */
  88 #define GPU_TILER_PRESENT_LO            0x110   /* (RO) Tiler core present bitmap, low word */
  89 #define GPU_TILER_PRESENT_HI            0x114   /* (RO) Tiler core present bitmap, high word */
  90
  91 #define GPU_L2_PRESENT_LO               0x120   /* (RO) Level 2 cache present bitmap, low word */
  92 #define GPU_L2_PRESENT_HI               0x124   /* (RO) Level 2 cache present bitmap, high word */
  93
  94 #define GPU_COHERENCY_FEATURES          0x300   /* (RO) Coherency features present */
  95 #define   COHERENCY_ACE_LITE            BIT(0)
  96 #define   COHERENCY_ACE                 BIT(1)
  97
  98 #define GPU_STACK_PRESENT_LO            0xE00   /* (RO) Core stack present bitmap, low word */
  99 #define GPU_STACK_PRESENT_HI            0xE04   /* (RO) Core stack present bitmap, high word */
 100
 101 #define SHADER_READY_LO                 0x140   /* (RO) Shader core ready bitmap, low word */
 102 #define SHADER_READY_HI                 0x144   /* (RO) Shader core ready bitmap, high word */
 103
 104 #define TILER_READY_LO                  0x150   /* (RO) Tiler core ready bitmap, low word */
 105 #define TILER_READY_HI                  0x154   /* (RO) Tiler core ready bitmap, high word */
 106
 107 #define L2_READY_LO                     0x160   /* (RO) Level 2 cache ready bitmap, low word */
 108 #define L2_READY_HI                     0x164   /* (RO) Level 2 cache ready bitmap, high word */
 109
 110 #define STACK_READY_LO                  0xE10   /* (RO) Core stack ready bitmap, low word */
 111 #define STACK_READY_HI                  0xE14   /* (RO) Core stack ready bitmap, high word */
 112
 113
 114 #define SHADER_PWRON_LO                 0x180   /* (WO) Shader core power on bitmap, low word */
 115 #define SHADER_PWRON_HI                 0x184   /* (WO) Shader core power on bitmap, high word */
 116
 117 #define TILER_PWRON_LO                  0x190   /* (WO) Tiler core power on bitmap, low word */
 118 #define TILER_PWRON_HI                  0x194   /* (WO) Tiler core power on bitmap, high word */
 119
 120 #define L2_PWRON_LO                     0x1A0   /* (WO) Level 2 cache power on bitmap, low word */
 121 #define L2_PWRON_HI                     0x1A4   /* (WO) Level 2 cache power on bitmap, high word */
 122
 123 #define STACK_PWRON_LO                  0xE20   /* (RO) Core stack power on bitmap, low word */
 124 #define STACK_PWRON_HI                  0xE24   /* (RO) Core stack power on bitmap, high word */
 125
 126
 127 #define SHADER_PWROFF_LO                0x1C0   /* (WO) Shader core power off bitmap, low word */
 128 #define SHADER_PWROFF_HI                0x1C4   /* (WO) Shader core power off bitmap, high word */
 129
 130 #define TILER_PWROFF_LO                 0x1D0   /* (WO) Tiler core power off bitmap, low word */
 131 #define TILER_PWROFF_HI                 0x1D4   /* (WO) Tiler core power off bitmap, high word */
 132
 133 #define L2_PWROFF_LO                    0x1E0   /* (WO) Level 2 cache power off bitmap, low word */
 134 #define L2_PWROFF_HI                    0x1E4   /* (WO) Level 2 cache power off bitmap, high word */
 135
 136 #define STACK_PWROFF_LO                 0xE30   /* (RO) Core stack power off bitmap, low word */
 137 #define STACK_PWROFF_HI                 0xE34   /* (RO) Core stack power off bitmap, high word */
 138
 139
 140 #define SHADER_PWRTRANS_LO              0x200   /* (RO) Shader core power transition bitmap, low word */
 141 #define SHADER_PWRTRANS_HI              0x204   /* (RO) Shader core power transition bitmap, high word */
 142
 143 #define TILER_PWRTRANS_LO               0x210   /* (RO) Tiler core power transition bitmap, low word */
 144 #define TILER_PWRTRANS_HI               0x214   /* (RO) Tiler core power transition bitmap, high word */
 145
 146 #define L2_PWRTRANS_LO                  0x220   /* (RO) Level 2 cache power transition bitmap, low word */
 147 #define L2_PWRTRANS_HI                  0x224   /* (RO) Level 2 cache power transition bitmap, high word */
 148
 149 #define STACK_PWRTRANS_LO               0xE40   /* (RO) Core stack power transition bitmap, low word */
 150 #define STACK_PWRTRANS_HI               0xE44   /* (RO) Core stack power transition bitmap, high word */
 151
 152
 153 #define SHADER_PWRACTIVE_LO             0x240   /* (RO) Shader core active bitmap, low word */
 154 #define SHADER_PWRACTIVE_HI             0x244   /* (RO) Shader core active bitmap, high word */
 155
 156 #define TILER_PWRACTIVE_LO              0x250   /* (RO) Tiler core active bitmap, low word */
 157 #define TILER_PWRACTIVE_HI              0x254   /* (RO) Tiler core active bitmap, high word */
 158
 159 #define L2_PWRACTIVE_LO                 0x260   /* (RO) Level 2 cache active bitmap, low word */
 160 #define L2_PWRACTIVE_HI                 0x264   /* (RO) Level 2 cache active bitmap, high word */
 161
 162 #define GPU_JM_CONFIG                   0xF00   /* (RW) Job Manager configuration register (Implementation specific register) */
 163 #define GPU_SHADER_CONFIG               0xF04   /* (RW) Shader core configuration settings (Implementation specific register) */
 164 #define GPU_TILER_CONFIG                0xF08   /* (RW) Tiler core configuration settings (Implementation specific register) */
 165 #define GPU_L2_MMU_CONFIG               0xF0C   /* (RW) Configuration of the L2 cache and MMU (Implementation specific register) */
 166
 167 /* L2_MMU_CONFIG register */
 168 #define L2_MMU_CONFIG_ALLOW_SNOOP_DISPARITY_SHIFT       23
 169 #define L2_MMU_CONFIG_ALLOW_SNOOP_DISPARITY             (0x1 << L2_MMU_CONFIG_ALLOW_SNOOP_DISPARITY_SHIFT)
 170 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_SHIFT        24
 171 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_READS              (0x3 << L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_SHIFT)
 172 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_OCTANT       (0x1 << L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_SHIFT)
 173 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_QUARTER      (0x2 << L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_SHIFT)
 174 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_HALF         (0x3 << L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_SHIFT)
 175
 176 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_SHIFT       26
 177 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES             (0x3 << L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_SHIFT)
 178 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_OCTANT      (0x1 << L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_SHIFT)
 179 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_QUARTER     (0x2 << L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_SHIFT)
 180 #define L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_HALF        (0x3 << L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_SHIFT)
 181
 182 #define L2_MMU_CONFIG_3BIT_LIMIT_EXTERNAL_READS_SHIFT   12
 183 #define L2_MMU_CONFIG_3BIT_LIMIT_EXTERNAL_READS         (0x7 << L2_MMU_CONFIG_LIMIT_EXTERNAL_READS_SHIFT)
 184
 185 #define L2_MMU_CONFIG_3BIT_LIMIT_EXTERNAL_WRITES_SHIFT  15
 186 #define L2_MMU_CONFIG_3BIT_LIMIT_EXTERNAL_WRITES        (0x7 << L2_MMU_CONFIG_LIMIT_EXTERNAL_WRITES_SHIFT)
 187
 188 /* SHADER_CONFIG register */
 189 #define SC_ALT_COUNTERS                 BIT(3)
 190 #define SC_OVERRIDE_FWD_PIXEL_KILL      BIT(4)
 191 #define SC_SDC_DISABLE_OQ_DISCARD       BIT(6)
 192 #define SC_LS_ALLOW_ATTR_TYPES          BIT(16)
 193 #define SC_LS_PAUSEBUFFER_DISABLE       BIT(16)
 194 #define SC_TLS_HASH_ENABLE              BIT(17)
 195 #define SC_LS_ATTR_CHECK_DISABLE        BIT(18)
 196 #define SC_ENABLE_TEXGRD_FLAGS          BIT(25)
 197 /* End SHADER_CONFIG register */
 198
 199 /* TILER_CONFIG register */
 200 #define TC_CLOCK_GATE_OVERRIDE          BIT(0)
 201
 202 /* JM_CONFIG register */
 203 #define JM_TIMESTAMP_OVERRIDE           BIT(0)
 204 #define JM_CLOCK_GATE_OVERRIDE          BIT(1)
 205 #define JM_JOB_THROTTLE_ENABLE          BIT(2)
 206 #define JM_JOB_THROTTLE_LIMIT_SHIFT     3
 207 #define JM_MAX_JOB_THROTTLE_LIMIT       0x3F
 208 #define JM_FORCE_COHERENCY_FEATURES_SHIFT 2
 209 #define JM_IDVS_GROUP_SIZE_SHIFT        16
 210 #define JM_MAX_IDVS_GROUP_SIZE          0x3F
 211
 212
 213 /* Job Control regs */
 214 #define JOB_INT_RAWSTAT                 0x1000
 215 #define JOB_INT_CLEAR                   0x1004
 216 #define JOB_INT_MASK                    0x1008
 217 #define JOB_INT_STAT                    0x100c
 218 #define JOB_INT_JS_STATE                0x1010
 219 #define JOB_INT_THROTTLE                0x1014
 220
 221 #define MK_JS_MASK(j)                   (0x10001 << (j))
 222 #define JOB_INT_MASK_ERR(j)             BIT((j) + 16)
 223 #define JOB_INT_MASK_DONE(j)            BIT(j)
 224
 225 #define JS_BASE                         0x1800
 226 #define JS_HEAD_LO(n)                   (JS_BASE + ((n) * 0x80) + 0x00)
 227 #define JS_HEAD_HI(n)                   (JS_BASE + ((n) * 0x80) + 0x04)
 228 #define JS_TAIL_LO(n)                   (JS_BASE + ((n) * 0x80) + 0x08)
 229 #define JS_TAIL_HI(n)                   (JS_BASE + ((n) * 0x80) + 0x0c)
 230 #define JS_AFFINITY_LO(n)               (JS_BASE + ((n) * 0x80) + 0x10)
 231 #define JS_AFFINITY_HI(n)               (JS_BASE + ((n) * 0x80) + 0x14)
 232 #define JS_CONFIG(n)                    (JS_BASE + ((n) * 0x80) + 0x18)
 233 #define JS_XAFFINITY(n)                 (JS_BASE + ((n) * 0x80) + 0x1c)
 234 #define JS_COMMAND(n)                   (JS_BASE + ((n) * 0x80) + 0x20)
 235 #define JS_STATUS(n)                    (JS_BASE + ((n) * 0x80) + 0x24)
 236 #define JS_HEAD_NEXT_LO(n)              (JS_BASE + ((n) * 0x80) + 0x40)
 237 #define JS_HEAD_NEXT_HI(n)              (JS_BASE + ((n) * 0x80) + 0x44)
 238 #define JS_AFFINITY_NEXT_LO(n)          (JS_BASE + ((n) * 0x80) + 0x50)
 239 #define JS_AFFINITY_NEXT_HI(n)          (JS_BASE + ((n) * 0x80) + 0x54)
 240 #define JS_CONFIG_NEXT(n)               (JS_BASE + ((n) * 0x80) + 0x58)
 241 #define JS_COMMAND_NEXT(n)              (JS_BASE + ((n) * 0x80) + 0x60)
 242 #define JS_FLUSH_ID_NEXT(n)             (JS_BASE + ((n) * 0x80) + 0x70)
 243
 244 /* Possible values of JS_CONFIG and JS_CONFIG_NEXT registers */
 245 #define JS_CONFIG_START_FLUSH_CLEAN             BIT(8)
 246 #define JS_CONFIG_START_FLUSH_CLEAN_INVALIDATE  (3u << 8)
 247 #define JS_CONFIG_START_MMU                     BIT(10)
 248 #define JS_CONFIG_JOB_CHAIN_FLAG                BIT(11)
 249 #define JS_CONFIG_END_FLUSH_CLEAN               BIT(12)
 250 #define JS_CONFIG_END_FLUSH_CLEAN_INVALIDATE    (3u << 12)
 251 #define JS_CONFIG_ENABLE_FLUSH_REDUCTION        BIT(14)
 252 #define JS_CONFIG_DISABLE_DESCRIPTOR_WR_BK      BIT(15)
 253 #define JS_CONFIG_THREAD_PRI(n)                 ((n) << 16)
 254
 255 #define JS_COMMAND_NOP                  0x00
 256 #define JS_COMMAND_START                0x01
 257 #define JS_COMMAND_SOFT_STOP            0x02    /* Gently stop processing a job chain */
 258 #define JS_COMMAND_HARD_STOP            0x03    /* Rudely stop processing a job chain */
 259 #define JS_COMMAND_SOFT_STOP_0          0x04    /* Execute SOFT_STOP if JOB_CHAIN_FLAG is 0 */
 260 #define JS_COMMAND_HARD_STOP_0          0x05    /* Execute HARD_STOP if JOB_CHAIN_FLAG is 0 */
 261 #define JS_COMMAND_SOFT_STOP_1          0x06    /* Execute SOFT_STOP if JOB_CHAIN_FLAG is 1 */
 262 #define JS_COMMAND_HARD_STOP_1          0x07    /* Execute HARD_STOP if JOB_CHAIN_FLAG is 1 */
 263
 264 #define JS_STATUS_EVENT_ACTIVE          0x08
 265
 266
 267 /* MMU regs */
 268 #define MMU_INT_RAWSTAT                 0x2000
 269 #define MMU_INT_CLEAR                   0x2004
 270 #define MMU_INT_MASK                    0x2008
 271 #define MMU_INT_STAT                    0x200c
 272
 273 /* AS_COMMAND register commands */
 274 #define AS_COMMAND_NOP                  0x00    /* NOP Operation */
 275 #define AS_COMMAND_UPDATE               0x01    /* Broadcasts the values in AS_TRANSTAB and ASn_MEMATTR to all MMUs */
 276 #define AS_COMMAND_LOCK                 0x02    /* Issue a lock region command to all MMUs */
 277 #define AS_COMMAND_UNLOCK               0x03    /* Issue a flush region command to all MMUs */
 278 #define AS_COMMAND_FLUSH                0x04    /* Flush all L2 caches then issue a flush region command to all MMUs
 279                                                    (deprecated - only for use with T60x) */
 280 #define AS_COMMAND_FLUSH_PT             0x04    /* Flush all L2 caches then issue a flush region command to all MMUs */
 281 #define AS_COMMAND_FLUSH_MEM            0x05    /* Wait for memory accesses to complete, flush all the L1s cache then
 282                                                    flush all L2 caches then issue a flush region command to all MMUs */
 283
 284 #define MMU_AS(as)                      (0x2400 + ((as) << 6))
 285
 286 #define AS_TRANSTAB_LO(as)              (MMU_AS(as) + 0x00) /* (RW) Translation Table Base Address for address space n, low word */
 287 #define AS_TRANSTAB_HI(as)              (MMU_AS(as) + 0x04) /* (RW) Translation Table Base Address for address space n, high word */
 288 #define AS_MEMATTR_LO(as)               (MMU_AS(as) + 0x08) /* (RW) Memory attributes for address space n, low word. */
 289 #define AS_MEMATTR_HI(as)               (MMU_AS(as) + 0x0C) /* (RW) Memory attributes for address space n, high word. */
 290 #define AS_LOCKADDR_LO(as)              (MMU_AS(as) + 0x10) /* (RW) Lock region address for address space n, low word */
 291 #define AS_LOCKADDR_HI(as)              (MMU_AS(as) + 0x14) /* (RW) Lock region address for address space n, high word */
 292 #define AS_COMMAND(as)                  (MMU_AS(as) + 0x18) /* (WO) MMU command register for address space n */
 293 #define AS_FAULTSTATUS(as)              (MMU_AS(as) + 0x1C) /* (RO) MMU fault status register for address space n */
 294 #define AS_FAULTADDRESS_LO(as)          (MMU_AS(as) + 0x20) /* (RO) Fault Address for address space n, low word */
 295 #define AS_FAULTADDRESS_HI(as)          (MMU_AS(as) + 0x24) /* (RO) Fault Address for address space n, high word */
 296 #define AS_STATUS(as)                   (MMU_AS(as) + 0x28) /* (RO) Status flags for address space n */
 297 /* Additional Bifrost AS regsiters */
 298 #define AS_TRANSCFG_LO(as)              (MMU_AS(as) + 0x30) /* (RW) Translation table configuration for address space n, low word */
 299 #define AS_TRANSCFG_HI(as)              (MMU_AS(as) + 0x34) /* (RW) Translation table configuration for address space n, high word */
 300 #define AS_FAULTEXTRA_LO(as)            (MMU_AS(as) + 0x38) /* (RO) Secondary fault address for address space n, low word */
 301 #define AS_FAULTEXTRA_HI(as)            (MMU_AS(as) + 0x3C) /* (RO) Secondary fault address for address space n, high word */
 302
 303 /*
 304  * Begin LPAE MMU TRANSTAB register values
 305  */
 306 #define AS_TRANSTAB_LPAE_ADDR_SPACE_MASK        0xfffffffffffff000
 307 #define AS_TRANSTAB_LPAE_ADRMODE_IDENTITY       0x2
 308 #define AS_TRANSTAB_LPAE_ADRMODE_TABLE          0x3
 309 #define AS_TRANSTAB_LPAE_ADRMODE_MASK           0x3
 310 #define AS_TRANSTAB_LPAE_READ_INNER             BIT(2)
 311 #define AS_TRANSTAB_LPAE_SHARE_OUTER            BIT(4)
 312
 313 #define AS_STATUS_AS_ACTIVE                     0x01
 314
 315 #define AS_FAULTSTATUS_ACCESS_TYPE_MASK         (0x3 << 8)
 316 #define AS_FAULTSTATUS_ACCESS_TYPE_ATOMIC       (0x0 << 8)
 317 #define AS_FAULTSTATUS_ACCESS_TYPE_EX           (0x1 << 8)
 318 #define AS_FAULTSTATUS_ACCESS_TYPE_READ         (0x2 << 8)
 319 #define AS_FAULTSTATUS_ACCESS_TYPE_WRITE        (0x3 << 8)
 320
 321 #define gpu_write(dev, reg, data) writel(data, dev->iomem + reg)
 322 #define gpu_read(dev, reg) readl(dev->iomem + reg)
 323
 324 #endif