?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
staging: xgifb: vb_setmode: make XGI_SetXG27FPBits() static
[linux/fpc-iii.git] / sound / soc / codecs / wm8900.c
blob3d0dc1591eccda191057f2d957823ebb79f55b1e
1 /*
2 * wm8900.c -- WM8900 ALSA Soc Audio driver
3 *
4 * Copyright 2007, 2008 Wolfson Microelectronics PLC.
5 *
6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * TODO:
13 * - Tristating.
14 * - TDM.
15 * - Jack detect.
16 * - FLL source configuration, currently only MCLK is supported.
17 */
18
19 #include <linux/module.h>
20 #include <linux/moduleparam.h>
21 #include <linux/kernel.h>
22 #include <linux/init.h>
23 #include <linux/delay.h>
24 #include <linux/pm.h>
25 #include <linux/i2c.h>
26 #include <linux/spi/spi.h>
27 #include <linux/platform_device.h>
28 #include <linux/slab.h>
29 #include <sound/core.h>
30 #include <sound/pcm.h>
31 #include <sound/pcm_params.h>
32 #include <sound/soc.h>
33 #include <sound/initval.h>
34 #include <sound/tlv.h>
35
36 #include "wm8900.h"
37
38 /* WM8900 register space */
39 #define WM8900_REG_RESET 0x0
40 #define WM8900_REG_ID 0x0
41 #define WM8900_REG_POWER1 0x1
42 #define WM8900_REG_POWER2 0x2
43 #define WM8900_REG_POWER3 0x3
44 #define WM8900_REG_AUDIO1 0x4
45 #define WM8900_REG_AUDIO2 0x5
46 #define WM8900_REG_CLOCKING1 0x6
47 #define WM8900_REG_CLOCKING2 0x7
48 #define WM8900_REG_AUDIO3 0x8
49 #define WM8900_REG_AUDIO4 0x9
50 #define WM8900_REG_DACCTRL 0xa
51 #define WM8900_REG_LDAC_DV 0xb
52 #define WM8900_REG_RDAC_DV 0xc
53 #define WM8900_REG_SIDETONE 0xd
54 #define WM8900_REG_ADCCTRL 0xe
55 #define WM8900_REG_LADC_DV 0xf
56 #define WM8900_REG_RADC_DV 0x10
57 #define WM8900_REG_GPIO 0x12
58 #define WM8900_REG_INCTL 0x15
59 #define WM8900_REG_LINVOL 0x16
60 #define WM8900_REG_RINVOL 0x17
61 #define WM8900_REG_INBOOSTMIX1 0x18
62 #define WM8900_REG_INBOOSTMIX2 0x19
63 #define WM8900_REG_ADCPATH 0x1a
64 #define WM8900_REG_AUXBOOST 0x1b
65 #define WM8900_REG_ADDCTL 0x1e
66 #define WM8900_REG_FLLCTL1 0x24
67 #define WM8900_REG_FLLCTL2 0x25
68 #define WM8900_REG_FLLCTL3 0x26
69 #define WM8900_REG_FLLCTL4 0x27
70 #define WM8900_REG_FLLCTL5 0x28
71 #define WM8900_REG_FLLCTL6 0x29
72 #define WM8900_REG_LOUTMIXCTL1 0x2c
73 #define WM8900_REG_ROUTMIXCTL1 0x2d
74 #define WM8900_REG_BYPASS1 0x2e
75 #define WM8900_REG_BYPASS2 0x2f
76 #define WM8900_REG_AUXOUT_CTL 0x30
77 #define WM8900_REG_LOUT1CTL 0x33
78 #define WM8900_REG_ROUT1CTL 0x34
79 #define WM8900_REG_LOUT2CTL 0x35
80 #define WM8900_REG_ROUT2CTL 0x36
81 #define WM8900_REG_HPCTL1 0x3a
82 #define WM8900_REG_OUTBIASCTL 0x73
83
84 #define WM8900_MAXREG 0x80
85
86 #define WM8900_REG_ADDCTL_OUT1_DIS 0x80
87 #define WM8900_REG_ADDCTL_OUT2_DIS 0x40
88 #define WM8900_REG_ADDCTL_VMID_DIS 0x20
89 #define WM8900_REG_ADDCTL_BIAS_SRC 0x10
90 #define WM8900_REG_ADDCTL_VMID_SOFTST 0x04
91 #define WM8900_REG_ADDCTL_TEMP_SD 0x02
92
93 #define WM8900_REG_GPIO_TEMP_ENA 0x2
94
95 #define WM8900_REG_POWER1_STARTUP_BIAS_ENA 0x0100
96 #define WM8900_REG_POWER1_BIAS_ENA 0x0008
97 #define WM8900_REG_POWER1_VMID_BUF_ENA 0x0004
98 #define WM8900_REG_POWER1_FLL_ENA 0x0040
99
100 #define WM8900_REG_POWER2_SYSCLK_ENA 0x8000
101 #define WM8900_REG_POWER2_ADCL_ENA 0x0002
102 #define WM8900_REG_POWER2_ADCR_ENA 0x0001
103
104 #define WM8900_REG_POWER3_DACL_ENA 0x0002
105 #define WM8900_REG_POWER3_DACR_ENA 0x0001
106
107 #define WM8900_REG_AUDIO1_AIF_FMT_MASK 0x0018
108 #define WM8900_REG_AUDIO1_LRCLK_INV 0x0080
109 #define WM8900_REG_AUDIO1_BCLK_INV 0x0100
110
111 #define WM8900_REG_CLOCKING1_BCLK_DIR 0x1
112 #define WM8900_REG_CLOCKING1_MCLK_SRC 0x100
113 #define WM8900_REG_CLOCKING1_BCLK_MASK 0x01e
114 #define WM8900_REG_CLOCKING1_OPCLK_MASK 0x7000
115
116 #define WM8900_REG_CLOCKING2_ADC_CLKDIV 0xe0
117 #define WM8900_REG_CLOCKING2_DAC_CLKDIV 0x1c
118
119 #define WM8900_REG_DACCTRL_MUTE 0x004
120 #define WM8900_REG_DACCTRL_DAC_SB_FILT 0x100
121 #define WM8900_REG_DACCTRL_AIF_LRCLKRATE 0x400
122
123 #define WM8900_REG_AUDIO3_ADCLRC_DIR 0x0800
124
125 #define WM8900_REG_AUDIO4_DACLRC_DIR 0x0800
126
127 #define WM8900_REG_FLLCTL1_OSC_ENA 0x100
128
129 #define WM8900_REG_FLLCTL6_FLL_SLOW_LOCK_REF 0x100
130
131 #define WM8900_REG_HPCTL1_HP_IPSTAGE_ENA 0x80
132 #define WM8900_REG_HPCTL1_HP_OPSTAGE_ENA 0x40
133 #define WM8900_REG_HPCTL1_HP_CLAMP_IP 0x20
134 #define WM8900_REG_HPCTL1_HP_CLAMP_OP 0x10
135 #define WM8900_REG_HPCTL1_HP_SHORT 0x08
136 #define WM8900_REG_HPCTL1_HP_SHORT2 0x04
137
138 #define WM8900_LRC_MASK 0x03ff
139
140 struct wm8900_priv {
141 enum snd_soc_control_type control_type;
142
143 u32 fll_in; /* FLL input frequency */
144 u32 fll_out; /* FLL output frequency */
145 };
146
147 /*
148 * wm8900 register cache. We can't read the entire register space and we
149 * have slow control buses so we cache the registers.
150 */
151 static const u16 wm8900_reg_defaults[WM8900_MAXREG] = {
152 0x8900, 0x0000,
153 0xc000, 0x0000,
154 0x4050, 0x4000,
155 0x0008, 0x0000,
156 0x0040, 0x0040,
157 0x1004, 0x00c0,
158 0x00c0, 0x0000,
159 0x0100, 0x00c0,
160 0x00c0, 0x0000,
161 0xb001, 0x0000,
162 0x0000, 0x0044,
163 0x004c, 0x004c,
164 0x0044, 0x0044,
165 0x0000, 0x0044,
166 0x0000, 0x0000,
167 0x0002, 0x0000,
168 0x0000, 0x0000,
169 0x0000, 0x0000,
170 0x0008, 0x0000,
171 0x0000, 0x0008,
172 0x0097, 0x0100,
173 0x0000, 0x0000,
174 0x0050, 0x0050,
175 0x0055, 0x0055,
176 0x0055, 0x0000,
177 0x0000, 0x0079,
178 0x0079, 0x0079,
179 0x0079, 0x0000,
180 /* Remaining registers all zero */
181 };
182
183 static int wm8900_volatile_register(struct snd_soc_codec *codec, unsigned int reg)
184 {
185 switch (reg) {
186 case WM8900_REG_ID:
187 return 1;
188 default:
189 return 0;
190 }
191 }
192
193 static void wm8900_reset(struct snd_soc_codec *codec)
194 {
195 snd_soc_write(codec, WM8900_REG_RESET, 0);
196
197 memcpy(codec->reg_cache, wm8900_reg_defaults,
198 sizeof(wm8900_reg_defaults));
199 }
200
201 static int wm8900_hp_event(struct snd_soc_dapm_widget *w,
202 struct snd_kcontrol *kcontrol, int event)
203 {
204 struct snd_soc_codec *codec = w->codec;
205 u16 hpctl1 = snd_soc_read(codec, WM8900_REG_HPCTL1);
206
207 switch (event) {
208 case SND_SOC_DAPM_PRE_PMU:
209 /* Clamp headphone outputs */
210 hpctl1 = WM8900_REG_HPCTL1_HP_CLAMP_IP |
211 WM8900_REG_HPCTL1_HP_CLAMP_OP;
212 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
213 break;
214
215 case SND_SOC_DAPM_POST_PMU:
216 /* Enable the input stage */
217 hpctl1 &= ~WM8900_REG_HPCTL1_HP_CLAMP_IP;
218 hpctl1 |= WM8900_REG_HPCTL1_HP_SHORT |
219 WM8900_REG_HPCTL1_HP_SHORT2 |
220 WM8900_REG_HPCTL1_HP_IPSTAGE_ENA;
221 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
222
223 msleep(400);
224
225 /* Enable the output stage */
226 hpctl1 &= ~WM8900_REG_HPCTL1_HP_CLAMP_OP;
227 hpctl1 |= WM8900_REG_HPCTL1_HP_OPSTAGE_ENA;
228 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
229
230 /* Remove the shorts */
231 hpctl1 &= ~WM8900_REG_HPCTL1_HP_SHORT2;
232 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
233 hpctl1 &= ~WM8900_REG_HPCTL1_HP_SHORT;
234 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
235 break;
236
237 case SND_SOC_DAPM_PRE_PMD:
238 /* Short the output */
239 hpctl1 |= WM8900_REG_HPCTL1_HP_SHORT;
240 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
241
242 /* Disable the output stage */
243 hpctl1 &= ~WM8900_REG_HPCTL1_HP_OPSTAGE_ENA;
244 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
245
246 /* Clamp the outputs and power down input */
247 hpctl1 |= WM8900_REG_HPCTL1_HP_CLAMP_IP |
248 WM8900_REG_HPCTL1_HP_CLAMP_OP;
249 hpctl1 &= ~WM8900_REG_HPCTL1_HP_IPSTAGE_ENA;
250 snd_soc_write(codec, WM8900_REG_HPCTL1, hpctl1);
251 break;
252
253 case SND_SOC_DAPM_POST_PMD:
254 /* Disable everything */
255 snd_soc_write(codec, WM8900_REG_HPCTL1, 0);
256 break;
257
258 default:
259 BUG();
260 }
261
262 return 0;
263 }
264
265 static const DECLARE_TLV_DB_SCALE(out_pga_tlv, -5700, 100, 0);
266
267 static const DECLARE_TLV_DB_SCALE(out_mix_tlv, -1500, 300, 0);
268
269 static const DECLARE_TLV_DB_SCALE(in_boost_tlv, -1200, 600, 0);
270
271 static const DECLARE_TLV_DB_SCALE(in_pga_tlv, -1200, 100, 0);
272
273 static const DECLARE_TLV_DB_SCALE(dac_boost_tlv, 0, 600, 0);
274
275 static const DECLARE_TLV_DB_SCALE(dac_tlv, -7200, 75, 1);
276
277 static const DECLARE_TLV_DB_SCALE(adc_svol_tlv, -3600, 300, 0);
278
279 static const DECLARE_TLV_DB_SCALE(adc_tlv, -7200, 75, 1);
280
281 static const char *mic_bias_level_txt[] = { "0.9*AVDD", "0.65*AVDD" };
282
283 static const struct soc_enum mic_bias_level =
284 SOC_ENUM_SINGLE(WM8900_REG_INCTL, 8, 2, mic_bias_level_txt);
285
286 static const char *dac_mute_rate_txt[] = { "Fast", "Slow" };
287
288 static const struct soc_enum dac_mute_rate =
289 SOC_ENUM_SINGLE(WM8900_REG_DACCTRL, 7, 2, dac_mute_rate_txt);
290
291 static const char *dac_deemphasis_txt[] = {
292 "Disabled", "32kHz", "44.1kHz", "48kHz"
293 };
294
295 static const struct soc_enum dac_deemphasis =
296 SOC_ENUM_SINGLE(WM8900_REG_DACCTRL, 4, 4, dac_deemphasis_txt);
297
298 static const char *adc_hpf_cut_txt[] = {
299 "Hi-fi mode", "Voice mode 1", "Voice mode 2", "Voice mode 3"
300 };
301
302 static const struct soc_enum adc_hpf_cut =
303 SOC_ENUM_SINGLE(WM8900_REG_ADCCTRL, 5, 4, adc_hpf_cut_txt);
304
305 static const char *lr_txt[] = {
306 "Left", "Right"
307 };
308
309 static const struct soc_enum aifl_src =
310 SOC_ENUM_SINGLE(WM8900_REG_AUDIO1, 15, 2, lr_txt);
311
312 static const struct soc_enum aifr_src =
313 SOC_ENUM_SINGLE(WM8900_REG_AUDIO1, 14, 2, lr_txt);
314
315 static const struct soc_enum dacl_src =
316 SOC_ENUM_SINGLE(WM8900_REG_AUDIO2, 15, 2, lr_txt);
317
318 static const struct soc_enum dacr_src =
319 SOC_ENUM_SINGLE(WM8900_REG_AUDIO2, 14, 2, lr_txt);
320
321 static const char *sidetone_txt[] = {
322 "Disabled", "Left ADC", "Right ADC"
323 };
324
325 static const struct soc_enum dacl_sidetone =
326 SOC_ENUM_SINGLE(WM8900_REG_SIDETONE, 2, 3, sidetone_txt);
327
328 static const struct soc_enum dacr_sidetone =
329 SOC_ENUM_SINGLE(WM8900_REG_SIDETONE, 0, 3, sidetone_txt);
330
331 static const struct snd_kcontrol_new wm8900_snd_controls[] = {
332 SOC_ENUM("Mic Bias Level", mic_bias_level),
333
334 SOC_SINGLE_TLV("Left Input PGA Volume", WM8900_REG_LINVOL, 0, 31, 0,
335 in_pga_tlv),
336 SOC_SINGLE("Left Input PGA Switch", WM8900_REG_LINVOL, 6, 1, 1),
337 SOC_SINGLE("Left Input PGA ZC Switch", WM8900_REG_LINVOL, 7, 1, 0),
338
339 SOC_SINGLE_TLV("Right Input PGA Volume", WM8900_REG_RINVOL, 0, 31, 0,
340 in_pga_tlv),
341 SOC_SINGLE("Right Input PGA Switch", WM8900_REG_RINVOL, 6, 1, 1),
342 SOC_SINGLE("Right Input PGA ZC Switch", WM8900_REG_RINVOL, 7, 1, 0),
343
344 SOC_SINGLE("DAC Soft Mute Switch", WM8900_REG_DACCTRL, 6, 1, 1),
345 SOC_ENUM("DAC Mute Rate", dac_mute_rate),
346 SOC_SINGLE("DAC Mono Switch", WM8900_REG_DACCTRL, 9, 1, 0),
347 SOC_ENUM("DAC Deemphasis", dac_deemphasis),
348 SOC_SINGLE("DAC Sigma-Delta Modulator Clock Switch", WM8900_REG_DACCTRL,
349 12, 1, 0),
350
351 SOC_SINGLE("ADC HPF Switch", WM8900_REG_ADCCTRL, 8, 1, 0),
352 SOC_ENUM("ADC HPF Cut-Off", adc_hpf_cut),
353 SOC_DOUBLE("ADC Invert Switch", WM8900_REG_ADCCTRL, 1, 0, 1, 0),
354 SOC_SINGLE_TLV("Left ADC Sidetone Volume", WM8900_REG_SIDETONE, 9, 12, 0,
355 adc_svol_tlv),
356 SOC_SINGLE_TLV("Right ADC Sidetone Volume", WM8900_REG_SIDETONE, 5, 12, 0,
357 adc_svol_tlv),
358 SOC_ENUM("Left Digital Audio Source", aifl_src),
359 SOC_ENUM("Right Digital Audio Source", aifr_src),
360
361 SOC_SINGLE_TLV("DAC Input Boost Volume", WM8900_REG_AUDIO2, 10, 4, 0,
362 dac_boost_tlv),
363 SOC_ENUM("Left DAC Source", dacl_src),
364 SOC_ENUM("Right DAC Source", dacr_src),
365 SOC_ENUM("Left DAC Sidetone", dacl_sidetone),
366 SOC_ENUM("Right DAC Sidetone", dacr_sidetone),
367 SOC_DOUBLE("DAC Invert Switch", WM8900_REG_DACCTRL, 1, 0, 1, 0),
368
369 SOC_DOUBLE_R_TLV("Digital Playback Volume",
370 WM8900_REG_LDAC_DV, WM8900_REG_RDAC_DV,
371 1, 96, 0, dac_tlv),
372 SOC_DOUBLE_R_TLV("Digital Capture Volume",
373 WM8900_REG_LADC_DV, WM8900_REG_RADC_DV, 1, 119, 0, adc_tlv),
374
375 SOC_SINGLE_TLV("LINPUT3 Bypass Volume", WM8900_REG_LOUTMIXCTL1, 4, 7, 0,
376 out_mix_tlv),
377 SOC_SINGLE_TLV("RINPUT3 Bypass Volume", WM8900_REG_ROUTMIXCTL1, 4, 7, 0,
378 out_mix_tlv),
379 SOC_SINGLE_TLV("Left AUX Bypass Volume", WM8900_REG_AUXOUT_CTL, 4, 7, 0,
380 out_mix_tlv),
381 SOC_SINGLE_TLV("Right AUX Bypass Volume", WM8900_REG_AUXOUT_CTL, 0, 7, 0,
382 out_mix_tlv),
383
384 SOC_SINGLE_TLV("LeftIn to RightOut Mixer Volume", WM8900_REG_BYPASS1, 0, 7, 0,
385 out_mix_tlv),
386 SOC_SINGLE_TLV("LeftIn to LeftOut Mixer Volume", WM8900_REG_BYPASS1, 4, 7, 0,
387 out_mix_tlv),
388 SOC_SINGLE_TLV("RightIn to LeftOut Mixer Volume", WM8900_REG_BYPASS2, 0, 7, 0,
389 out_mix_tlv),
390 SOC_SINGLE_TLV("RightIn to RightOut Mixer Volume", WM8900_REG_BYPASS2, 4, 7, 0,
391 out_mix_tlv),
392
393 SOC_SINGLE_TLV("IN2L Boost Volume", WM8900_REG_INBOOSTMIX1, 0, 3, 0,
394 in_boost_tlv),
395 SOC_SINGLE_TLV("IN3L Boost Volume", WM8900_REG_INBOOSTMIX1, 4, 3, 0,
396 in_boost_tlv),
397 SOC_SINGLE_TLV("IN2R Boost Volume", WM8900_REG_INBOOSTMIX2, 0, 3, 0,
398 in_boost_tlv),
399 SOC_SINGLE_TLV("IN3R Boost Volume", WM8900_REG_INBOOSTMIX2, 4, 3, 0,
400 in_boost_tlv),
401 SOC_SINGLE_TLV("Left AUX Boost Volume", WM8900_REG_AUXBOOST, 4, 3, 0,
402 in_boost_tlv),
403 SOC_SINGLE_TLV("Right AUX Boost Volume", WM8900_REG_AUXBOOST, 0, 3, 0,
404 in_boost_tlv),
405
406 SOC_DOUBLE_R_TLV("LINEOUT1 Volume", WM8900_REG_LOUT1CTL, WM8900_REG_ROUT1CTL,
407 0, 63, 0, out_pga_tlv),
408 SOC_DOUBLE_R("LINEOUT1 Switch", WM8900_REG_LOUT1CTL, WM8900_REG_ROUT1CTL,
409 6, 1, 1),
410 SOC_DOUBLE_R("LINEOUT1 ZC Switch", WM8900_REG_LOUT1CTL, WM8900_REG_ROUT1CTL,
411 7, 1, 0),
412
413 SOC_DOUBLE_R_TLV("LINEOUT2 Volume",
414 WM8900_REG_LOUT2CTL, WM8900_REG_ROUT2CTL,
415 0, 63, 0, out_pga_tlv),
416 SOC_DOUBLE_R("LINEOUT2 Switch",
417 WM8900_REG_LOUT2CTL, WM8900_REG_ROUT2CTL, 6, 1, 1),
418 SOC_DOUBLE_R("LINEOUT2 ZC Switch",
419 WM8900_REG_LOUT2CTL, WM8900_REG_ROUT2CTL, 7, 1, 0),
420 SOC_SINGLE("LINEOUT2 LP -12dB", WM8900_REG_LOUTMIXCTL1,
421 0, 1, 1),
422
423 };
424
425 static const struct snd_kcontrol_new wm8900_dapm_loutput2_control =
426 SOC_DAPM_SINGLE("LINEOUT2L Switch", WM8900_REG_POWER3, 6, 1, 0);
427
428 static const struct snd_kcontrol_new wm8900_dapm_routput2_control =
429 SOC_DAPM_SINGLE("LINEOUT2R Switch", WM8900_REG_POWER3, 5, 1, 0);
430
431 static const struct snd_kcontrol_new wm8900_loutmix_controls[] = {
432 SOC_DAPM_SINGLE("LINPUT3 Bypass Switch", WM8900_REG_LOUTMIXCTL1, 7, 1, 0),
433 SOC_DAPM_SINGLE("AUX Bypass Switch", WM8900_REG_AUXOUT_CTL, 7, 1, 0),
434 SOC_DAPM_SINGLE("Left Input Mixer Switch", WM8900_REG_BYPASS1, 7, 1, 0),
435 SOC_DAPM_SINGLE("Right Input Mixer Switch", WM8900_REG_BYPASS2, 3, 1, 0),
436 SOC_DAPM_SINGLE("DACL Switch", WM8900_REG_LOUTMIXCTL1, 8, 1, 0),
437 };
438
439 static const struct snd_kcontrol_new wm8900_routmix_controls[] = {
440 SOC_DAPM_SINGLE("RINPUT3 Bypass Switch", WM8900_REG_ROUTMIXCTL1, 7, 1, 0),
441 SOC_DAPM_SINGLE("AUX Bypass Switch", WM8900_REG_AUXOUT_CTL, 3, 1, 0),
442 SOC_DAPM_SINGLE("Left Input Mixer Switch", WM8900_REG_BYPASS1, 3, 1, 0),
443 SOC_DAPM_SINGLE("Right Input Mixer Switch", WM8900_REG_BYPASS2, 7, 1, 0),
444 SOC_DAPM_SINGLE("DACR Switch", WM8900_REG_ROUTMIXCTL1, 8, 1, 0),
445 };
446
447 static const struct snd_kcontrol_new wm8900_linmix_controls[] = {
448 SOC_DAPM_SINGLE("LINPUT2 Switch", WM8900_REG_INBOOSTMIX1, 2, 1, 1),
449 SOC_DAPM_SINGLE("LINPUT3 Switch", WM8900_REG_INBOOSTMIX1, 6, 1, 1),
450 SOC_DAPM_SINGLE("AUX Switch", WM8900_REG_AUXBOOST, 6, 1, 1),
451 SOC_DAPM_SINGLE("Input PGA Switch", WM8900_REG_ADCPATH, 6, 1, 0),
452 };
453
454 static const struct snd_kcontrol_new wm8900_rinmix_controls[] = {
455 SOC_DAPM_SINGLE("RINPUT2 Switch", WM8900_REG_INBOOSTMIX2, 2, 1, 1),
456 SOC_DAPM_SINGLE("RINPUT3 Switch", WM8900_REG_INBOOSTMIX2, 6, 1, 1),
457 SOC_DAPM_SINGLE("AUX Switch", WM8900_REG_AUXBOOST, 2, 1, 1),
458 SOC_DAPM_SINGLE("Input PGA Switch", WM8900_REG_ADCPATH, 2, 1, 0),
459 };
460
461 static const struct snd_kcontrol_new wm8900_linpga_controls[] = {
462 SOC_DAPM_SINGLE("LINPUT1 Switch", WM8900_REG_INCTL, 6, 1, 0),
463 SOC_DAPM_SINGLE("LINPUT2 Switch", WM8900_REG_INCTL, 5, 1, 0),
464 SOC_DAPM_SINGLE("LINPUT3 Switch", WM8900_REG_INCTL, 4, 1, 0),
465 };
466
467 static const struct snd_kcontrol_new wm8900_rinpga_controls[] = {
468 SOC_DAPM_SINGLE("RINPUT1 Switch", WM8900_REG_INCTL, 2, 1, 0),
469 SOC_DAPM_SINGLE("RINPUT2 Switch", WM8900_REG_INCTL, 1, 1, 0),
470 SOC_DAPM_SINGLE("RINPUT3 Switch", WM8900_REG_INCTL, 0, 1, 0),
471 };
472
473 static const char *wm9700_lp_mux[] = { "Disabled", "Enabled" };
474
475 static const struct soc_enum wm8900_lineout2_lp_mux =
476 SOC_ENUM_SINGLE(WM8900_REG_LOUTMIXCTL1, 1, 2, wm9700_lp_mux);
477
478 static const struct snd_kcontrol_new wm8900_lineout2_lp =
479 SOC_DAPM_ENUM("Route", wm8900_lineout2_lp_mux);
480
481 static const struct snd_soc_dapm_widget wm8900_dapm_widgets[] = {
482
483 /* Externally visible pins */
484 SND_SOC_DAPM_OUTPUT("LINEOUT1L"),
485 SND_SOC_DAPM_OUTPUT("LINEOUT1R"),
486 SND_SOC_DAPM_OUTPUT("LINEOUT2L"),
487 SND_SOC_DAPM_OUTPUT("LINEOUT2R"),
488 SND_SOC_DAPM_OUTPUT("HP_L"),
489 SND_SOC_DAPM_OUTPUT("HP_R"),
490
491 SND_SOC_DAPM_INPUT("RINPUT1"),
492 SND_SOC_DAPM_INPUT("LINPUT1"),
493 SND_SOC_DAPM_INPUT("RINPUT2"),
494 SND_SOC_DAPM_INPUT("LINPUT2"),
495 SND_SOC_DAPM_INPUT("RINPUT3"),
496 SND_SOC_DAPM_INPUT("LINPUT3"),
497 SND_SOC_DAPM_INPUT("AUX"),
498
499 SND_SOC_DAPM_VMID("VMID"),
500
501 /* Input */
502 SND_SOC_DAPM_MIXER("Left Input PGA", WM8900_REG_POWER2, 3, 0,
503 wm8900_linpga_controls,
504 ARRAY_SIZE(wm8900_linpga_controls)),
505 SND_SOC_DAPM_MIXER("Right Input PGA", WM8900_REG_POWER2, 2, 0,
506 wm8900_rinpga_controls,
507 ARRAY_SIZE(wm8900_rinpga_controls)),
508
509 SND_SOC_DAPM_MIXER("Left Input Mixer", WM8900_REG_POWER2, 5, 0,
510 wm8900_linmix_controls,
511 ARRAY_SIZE(wm8900_linmix_controls)),
512 SND_SOC_DAPM_MIXER("Right Input Mixer", WM8900_REG_POWER2, 4, 0,
513 wm8900_rinmix_controls,
514 ARRAY_SIZE(wm8900_rinmix_controls)),
515
516 SND_SOC_DAPM_MICBIAS("Mic Bias", WM8900_REG_POWER1, 4, 0),
517
518 SND_SOC_DAPM_ADC("ADCL", "Left HiFi Capture", WM8900_REG_POWER2, 1, 0),
519 SND_SOC_DAPM_ADC("ADCR", "Right HiFi Capture", WM8900_REG_POWER2, 0, 0),
520
521 /* Output */
522 SND_SOC_DAPM_DAC("DACL", "Left HiFi Playback", WM8900_REG_POWER3, 1, 0),
523 SND_SOC_DAPM_DAC("DACR", "Right HiFi Playback", WM8900_REG_POWER3, 0, 0),
524
525 SND_SOC_DAPM_PGA_E("Headphone Amplifier", WM8900_REG_POWER3, 7, 0, NULL, 0,
526 wm8900_hp_event,
527 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
528 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
529
530 SND_SOC_DAPM_PGA("LINEOUT1L PGA", WM8900_REG_POWER2, 8, 0, NULL, 0),
531 SND_SOC_DAPM_PGA("LINEOUT1R PGA", WM8900_REG_POWER2, 7, 0, NULL, 0),
532
533 SND_SOC_DAPM_MUX("LINEOUT2 LP", SND_SOC_NOPM, 0, 0, &wm8900_lineout2_lp),
534 SND_SOC_DAPM_PGA("LINEOUT2L PGA", WM8900_REG_POWER3, 6, 0, NULL, 0),
535 SND_SOC_DAPM_PGA("LINEOUT2R PGA", WM8900_REG_POWER3, 5, 0, NULL, 0),
536
537 SND_SOC_DAPM_MIXER("Left Output Mixer", WM8900_REG_POWER3, 3, 0,
538 wm8900_loutmix_controls,
539 ARRAY_SIZE(wm8900_loutmix_controls)),
540 SND_SOC_DAPM_MIXER("Right Output Mixer", WM8900_REG_POWER3, 2, 0,
541 wm8900_routmix_controls,
542 ARRAY_SIZE(wm8900_routmix_controls)),
543 };
544
545 /* Target, Path, Source */
546 static const struct snd_soc_dapm_route audio_map[] = {
547 /* Inputs */
548 {"Left Input PGA", "LINPUT1 Switch", "LINPUT1"},
549 {"Left Input PGA", "LINPUT2 Switch", "LINPUT2"},
550 {"Left Input PGA", "LINPUT3 Switch", "LINPUT3"},
551
552 {"Right Input PGA", "RINPUT1 Switch", "RINPUT1"},
553 {"Right Input PGA", "RINPUT2 Switch", "RINPUT2"},
554 {"Right Input PGA", "RINPUT3 Switch", "RINPUT3"},
555
556 {"Left Input Mixer", "LINPUT2 Switch", "LINPUT2"},
557 {"Left Input Mixer", "LINPUT3 Switch", "LINPUT3"},
558 {"Left Input Mixer", "AUX Switch", "AUX"},
559 {"Left Input Mixer", "Input PGA Switch", "Left Input PGA"},
560
561 {"Right Input Mixer", "RINPUT2 Switch", "RINPUT2"},
562 {"Right Input Mixer", "RINPUT3 Switch", "RINPUT3"},
563 {"Right Input Mixer", "AUX Switch", "AUX"},
564 {"Right Input Mixer", "Input PGA Switch", "Right Input PGA"},
565
566 {"ADCL", NULL, "Left Input Mixer"},
567 {"ADCR", NULL, "Right Input Mixer"},
568
569 /* Outputs */
570 {"LINEOUT1L", NULL, "LINEOUT1L PGA"},
571 {"LINEOUT1L PGA", NULL, "Left Output Mixer"},
572 {"LINEOUT1R", NULL, "LINEOUT1R PGA"},
573 {"LINEOUT1R PGA", NULL, "Right Output Mixer"},
574
575 {"LINEOUT2L PGA", NULL, "Left Output Mixer"},
576 {"LINEOUT2 LP", "Disabled", "LINEOUT2L PGA"},
577 {"LINEOUT2 LP", "Enabled", "Left Output Mixer"},
578 {"LINEOUT2L", NULL, "LINEOUT2 LP"},
579
580 {"LINEOUT2R PGA", NULL, "Right Output Mixer"},
581 {"LINEOUT2 LP", "Disabled", "LINEOUT2R PGA"},
582 {"LINEOUT2 LP", "Enabled", "Right Output Mixer"},
583 {"LINEOUT2R", NULL, "LINEOUT2 LP"},
584
585 {"Left Output Mixer", "LINPUT3 Bypass Switch", "LINPUT3"},
586 {"Left Output Mixer", "AUX Bypass Switch", "AUX"},
587 {"Left Output Mixer", "Left Input Mixer Switch", "Left Input Mixer"},
588 {"Left Output Mixer", "Right Input Mixer Switch", "Right Input Mixer"},
589 {"Left Output Mixer", "DACL Switch", "DACL"},
590
591 {"Right Output Mixer", "RINPUT3 Bypass Switch", "RINPUT3"},
592 {"Right Output Mixer", "AUX Bypass Switch", "AUX"},
593 {"Right Output Mixer", "Left Input Mixer Switch", "Left Input Mixer"},
594 {"Right Output Mixer", "Right Input Mixer Switch", "Right Input Mixer"},
595 {"Right Output Mixer", "DACR Switch", "DACR"},
596
597 /* Note that the headphone output stage needs to be connected
598 * externally to LINEOUT2 via DC blocking capacitors. Other
599 * configurations are not supported.
600 *
601 * Note also that left and right headphone paths are treated as a
602 * mono path.
603 */
604 {"Headphone Amplifier", NULL, "LINEOUT2 LP"},
605 {"Headphone Amplifier", NULL, "LINEOUT2 LP"},
606 {"HP_L", NULL, "Headphone Amplifier"},
607 {"HP_R", NULL, "Headphone Amplifier"},
608 };
609
610 static int wm8900_add_widgets(struct snd_soc_codec *codec)
611 {
612 struct snd_soc_dapm_context *dapm = &codec->dapm;
613
614 snd_soc_dapm_new_controls(dapm, wm8900_dapm_widgets,
615 ARRAY_SIZE(wm8900_dapm_widgets));
616 snd_soc_dapm_add_routes(dapm, audio_map, ARRAY_SIZE(audio_map));
617
618 return 0;
619 }
620
621 static int wm8900_hw_params(struct snd_pcm_substream *substream,
622 struct snd_pcm_hw_params *params,
623 struct snd_soc_dai *dai)
624 {
625 struct snd_soc_pcm_runtime *rtd = substream->private_data;
626 struct snd_soc_codec *codec = rtd->codec;
627 u16 reg;
628
629 reg = snd_soc_read(codec, WM8900_REG_AUDIO1) & ~0x60;
630
631 switch (params_format(params)) {
632 case SNDRV_PCM_FORMAT_S16_LE:
633 break;
634 case SNDRV_PCM_FORMAT_S20_3LE:
635 reg |= 0x20;
636 break;
637 case SNDRV_PCM_FORMAT_S24_LE:
638 reg |= 0x40;
639 break;
640 case SNDRV_PCM_FORMAT_S32_LE:
641 reg |= 0x60;
642 break;
643 default:
644 return -EINVAL;
645 }
646
647 snd_soc_write(codec, WM8900_REG_AUDIO1, reg);
648
649 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
650 reg = snd_soc_read(codec, WM8900_REG_DACCTRL);
651
652 if (params_rate(params) <= 24000)
653 reg |= WM8900_REG_DACCTRL_DAC_SB_FILT;
654 else
655 reg &= ~WM8900_REG_DACCTRL_DAC_SB_FILT;
656
657 snd_soc_write(codec, WM8900_REG_DACCTRL, reg);
658 }
659
660 return 0;
661 }
662
663 /* FLL divisors */
664 struct _fll_div {
665 u16 fll_ratio;
666 u16 fllclk_div;
667 u16 fll_slow_lock_ref;
668 u16 n;
669 u16 k;
670 };
671
672 /* The size in bits of the FLL divide multiplied by 10
673 * to allow rounding later */
674 #define FIXED_FLL_SIZE ((1 << 16) * 10)
675
676 static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
677 unsigned int Fout)
678 {
679 u64 Kpart;
680 unsigned int K, Ndiv, Nmod, target;
681 unsigned int div;
682
683 BUG_ON(!Fout);
684
685 /* The FLL must run at 90-100MHz which is then scaled down to
686 * the output value by FLLCLK_DIV. */
687 target = Fout;
688 div = 1;
689 while (target < 90000000) {
690 div *= 2;
691 target *= 2;
692 }
693
694 if (target > 100000000)
695 printk(KERN_WARNING "wm8900: FLL rate %u out of range, Fref=%u"
696 " Fout=%u\n", target, Fref, Fout);
697 if (div > 32) {
698 printk(KERN_ERR "wm8900: Invalid FLL division rate %u, "
699 "Fref=%u, Fout=%u, target=%u\n",
700 div, Fref, Fout, target);
701 return -EINVAL;
702 }
703
704 fll_div->fllclk_div = div >> 2;
705
706 if (Fref < 48000)
707 fll_div->fll_slow_lock_ref = 1;
708 else
709 fll_div->fll_slow_lock_ref = 0;
710
711 Ndiv = target / Fref;
712
713 if (Fref < 1000000)
714 fll_div->fll_ratio = 8;
715 else
716 fll_div->fll_ratio = 1;
717
718 fll_div->n = Ndiv / fll_div->fll_ratio;
719 Nmod = (target / fll_div->fll_ratio) % Fref;
720
721 /* Calculate fractional part - scale up so we can round. */
722 Kpart = FIXED_FLL_SIZE * (long long)Nmod;
723
724 do_div(Kpart, Fref);
725
726 K = Kpart & 0xFFFFFFFF;
727
728 if ((K % 10) >= 5)
729 K += 5;
730
731 /* Move down to proper range now rounding is done */
732 fll_div->k = K / 10;
733
734 BUG_ON(target != Fout * (fll_div->fllclk_div << 2));
735 BUG_ON(!K && target != Fref * fll_div->fll_ratio * fll_div->n);
736
737 return 0;
738 }
739
740 static int wm8900_set_fll(struct snd_soc_codec *codec,
741 int fll_id, unsigned int freq_in, unsigned int freq_out)
742 {
743 struct wm8900_priv *wm8900 = snd_soc_codec_get_drvdata(codec);
744 struct _fll_div fll_div;
745
746 if (wm8900->fll_in == freq_in && wm8900->fll_out == freq_out)
747 return 0;
748
749 /* The digital side should be disabled during any change. */
750 snd_soc_update_bits(codec, WM8900_REG_POWER1,
751 WM8900_REG_POWER1_FLL_ENA, 0);
752
753 /* Disable the FLL? */
754 if (!freq_in || !freq_out) {
755 snd_soc_update_bits(codec, WM8900_REG_CLOCKING1,
756 WM8900_REG_CLOCKING1_MCLK_SRC, 0);
757 snd_soc_update_bits(codec, WM8900_REG_FLLCTL1,
758 WM8900_REG_FLLCTL1_OSC_ENA, 0);
759 wm8900->fll_in = freq_in;
760 wm8900->fll_out = freq_out;
761
762 return 0;
763 }
764
765 if (fll_factors(&fll_div, freq_in, freq_out) != 0)
766 goto reenable;
767
768 wm8900->fll_in = freq_in;
769 wm8900->fll_out = freq_out;
770
771 /* The osclilator *MUST* be enabled before we enable the
772 * digital circuit. */
773 snd_soc_write(codec, WM8900_REG_FLLCTL1,
774 fll_div.fll_ratio | WM8900_REG_FLLCTL1_OSC_ENA);
775
776 snd_soc_write(codec, WM8900_REG_FLLCTL4, fll_div.n >> 5);
777 snd_soc_write(codec, WM8900_REG_FLLCTL5,
778 (fll_div.fllclk_div << 6) | (fll_div.n & 0x1f));
779
780 if (fll_div.k) {
781 snd_soc_write(codec, WM8900_REG_FLLCTL2,
782 (fll_div.k >> 8) | 0x100);
783 snd_soc_write(codec, WM8900_REG_FLLCTL3, fll_div.k & 0xff);
784 } else
785 snd_soc_write(codec, WM8900_REG_FLLCTL2, 0);
786
787 if (fll_div.fll_slow_lock_ref)
788 snd_soc_write(codec, WM8900_REG_FLLCTL6,
789 WM8900_REG_FLLCTL6_FLL_SLOW_LOCK_REF);
790 else
791 snd_soc_write(codec, WM8900_REG_FLLCTL6, 0);
792
793 snd_soc_update_bits(codec, WM8900_REG_POWER1,
794 WM8900_REG_POWER1_FLL_ENA,
795 WM8900_REG_POWER1_FLL_ENA);
796
797 reenable:
798 snd_soc_update_bits(codec, WM8900_REG_CLOCKING1,
799 WM8900_REG_CLOCKING1_MCLK_SRC,
800 WM8900_REG_CLOCKING1_MCLK_SRC);
801 return 0;
802 }
803
804 static int wm8900_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id,
805 int source, unsigned int freq_in, unsigned int freq_out)
806 {
807 return wm8900_set_fll(codec_dai->codec, pll_id, freq_in, freq_out);
808 }
809
810 static int wm8900_set_dai_clkdiv(struct snd_soc_dai *codec_dai,
811 int div_id, int div)
812 {
813 struct snd_soc_codec *codec = codec_dai->codec;
814
815 switch (div_id) {
816 case WM8900_BCLK_DIV:
817 snd_soc_update_bits(codec, WM8900_REG_CLOCKING1,
818 WM8900_REG_CLOCKING1_BCLK_MASK, div);
819 break;
820 case WM8900_OPCLK_DIV:
821 snd_soc_update_bits(codec, WM8900_REG_CLOCKING1,
822 WM8900_REG_CLOCKING1_OPCLK_MASK, div);
823 break;
824 case WM8900_DAC_LRCLK:
825 snd_soc_update_bits(codec, WM8900_REG_AUDIO4,
826 WM8900_LRC_MASK, div);
827 break;
828 case WM8900_ADC_LRCLK:
829 snd_soc_update_bits(codec, WM8900_REG_AUDIO3,
830 WM8900_LRC_MASK, div);
831 break;
832 case WM8900_DAC_CLKDIV:
833 snd_soc_update_bits(codec, WM8900_REG_CLOCKING2,
834 WM8900_REG_CLOCKING2_DAC_CLKDIV, div);
835 break;
836 case WM8900_ADC_CLKDIV:
837 snd_soc_update_bits(codec, WM8900_REG_CLOCKING2,
838 WM8900_REG_CLOCKING2_ADC_CLKDIV, div);
839 break;
840 case WM8900_LRCLK_MODE:
841 snd_soc_update_bits(codec, WM8900_REG_DACCTRL,
842 WM8900_REG_DACCTRL_AIF_LRCLKRATE, div);
843 break;
844 default:
845 return -EINVAL;
846 }
847
848 return 0;
849 }
850
851
852 static int wm8900_set_dai_fmt(struct snd_soc_dai *codec_dai,
853 unsigned int fmt)
854 {
855 struct snd_soc_codec *codec = codec_dai->codec;
856 unsigned int clocking1, aif1, aif3, aif4;
857
858 clocking1 = snd_soc_read(codec, WM8900_REG_CLOCKING1);
859 aif1 = snd_soc_read(codec, WM8900_REG_AUDIO1);
860 aif3 = snd_soc_read(codec, WM8900_REG_AUDIO3);
861 aif4 = snd_soc_read(codec, WM8900_REG_AUDIO4);
862
863 /* set master/slave audio interface */
864 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
865 case SND_SOC_DAIFMT_CBS_CFS:
866 clocking1 &= ~WM8900_REG_CLOCKING1_BCLK_DIR;
867 aif3 &= ~WM8900_REG_AUDIO3_ADCLRC_DIR;
868 aif4 &= ~WM8900_REG_AUDIO4_DACLRC_DIR;
869 break;
870 case SND_SOC_DAIFMT_CBS_CFM:
871 clocking1 &= ~WM8900_REG_CLOCKING1_BCLK_DIR;
872 aif3 |= WM8900_REG_AUDIO3_ADCLRC_DIR;
873 aif4 |= WM8900_REG_AUDIO4_DACLRC_DIR;
874 break;
875 case SND_SOC_DAIFMT_CBM_CFM:
876 clocking1 |= WM8900_REG_CLOCKING1_BCLK_DIR;
877 aif3 |= WM8900_REG_AUDIO3_ADCLRC_DIR;
878 aif4 |= WM8900_REG_AUDIO4_DACLRC_DIR;
879 break;
880 case SND_SOC_DAIFMT_CBM_CFS:
881 clocking1 |= WM8900_REG_CLOCKING1_BCLK_DIR;
882 aif3 &= ~WM8900_REG_AUDIO3_ADCLRC_DIR;
883 aif4 &= ~WM8900_REG_AUDIO4_DACLRC_DIR;
884 break;
885 default:
886 return -EINVAL;
887 }
888
889 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
890 case SND_SOC_DAIFMT_DSP_A:
891 aif1 |= WM8900_REG_AUDIO1_AIF_FMT_MASK;
892 aif1 &= ~WM8900_REG_AUDIO1_LRCLK_INV;
893 break;
894 case SND_SOC_DAIFMT_DSP_B:
895 aif1 |= WM8900_REG_AUDIO1_AIF_FMT_MASK;
896 aif1 |= WM8900_REG_AUDIO1_LRCLK_INV;
897 break;
898 case SND_SOC_DAIFMT_I2S:
899 aif1 &= ~WM8900_REG_AUDIO1_AIF_FMT_MASK;
900 aif1 |= 0x10;
901 break;
902 case SND_SOC_DAIFMT_RIGHT_J:
903 aif1 &= ~WM8900_REG_AUDIO1_AIF_FMT_MASK;
904 break;
905 case SND_SOC_DAIFMT_LEFT_J:
906 aif1 &= ~WM8900_REG_AUDIO1_AIF_FMT_MASK;
907 aif1 |= 0x8;
908 break;
909 default:
910 return -EINVAL;
911 }
912
913 /* Clock inversion */
914 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
915 case SND_SOC_DAIFMT_DSP_A:
916 case SND_SOC_DAIFMT_DSP_B:
917 /* frame inversion not valid for DSP modes */
918 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
919 case SND_SOC_DAIFMT_NB_NF:
920 aif1 &= ~WM8900_REG_AUDIO1_BCLK_INV;
921 break;
922 case SND_SOC_DAIFMT_IB_NF:
923 aif1 |= WM8900_REG_AUDIO1_BCLK_INV;
924 break;
925 default:
926 return -EINVAL;
927 }
928 break;
929 case SND_SOC_DAIFMT_I2S:
930 case SND_SOC_DAIFMT_RIGHT_J:
931 case SND_SOC_DAIFMT_LEFT_J:
932 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
933 case SND_SOC_DAIFMT_NB_NF:
934 aif1 &= ~WM8900_REG_AUDIO1_BCLK_INV;
935 aif1 &= ~WM8900_REG_AUDIO1_LRCLK_INV;
936 break;
937 case SND_SOC_DAIFMT_IB_IF:
938 aif1 |= WM8900_REG_AUDIO1_BCLK_INV;
939 aif1 |= WM8900_REG_AUDIO1_LRCLK_INV;
940 break;
941 case SND_SOC_DAIFMT_IB_NF:
942 aif1 |= WM8900_REG_AUDIO1_BCLK_INV;
943 aif1 &= ~WM8900_REG_AUDIO1_LRCLK_INV;
944 break;
945 case SND_SOC_DAIFMT_NB_IF:
946 aif1 &= ~WM8900_REG_AUDIO1_BCLK_INV;
947 aif1 |= WM8900_REG_AUDIO1_LRCLK_INV;
948 break;
949 default:
950 return -EINVAL;
951 }
952 break;
953 default:
954 return -EINVAL;
955 }
956
957 snd_soc_write(codec, WM8900_REG_CLOCKING1, clocking1);
958 snd_soc_write(codec, WM8900_REG_AUDIO1, aif1);
959 snd_soc_write(codec, WM8900_REG_AUDIO3, aif3);
960 snd_soc_write(codec, WM8900_REG_AUDIO4, aif4);
961
962 return 0;
963 }
964
965 static int wm8900_digital_mute(struct snd_soc_dai *codec_dai, int mute)
966 {
967 struct snd_soc_codec *codec = codec_dai->codec;
968 u16 reg;
969
970 reg = snd_soc_read(codec, WM8900_REG_DACCTRL);
971
972 if (mute)
973 reg |= WM8900_REG_DACCTRL_MUTE;
974 else
975 reg &= ~WM8900_REG_DACCTRL_MUTE;
976
977 snd_soc_write(codec, WM8900_REG_DACCTRL, reg);
978
979 return 0;
980 }
981
982 #define WM8900_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\
983 SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 |\
984 SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000)
985
986 #define WM8900_PCM_FORMATS \
987 (SNDRV_PCM_FORMAT_S16_LE | SNDRV_PCM_FORMAT_S20_3LE | \
988 SNDRV_PCM_FORMAT_S24_LE)
989
990 static struct snd_soc_dai_ops wm8900_dai_ops = {
991 .hw_params = wm8900_hw_params,
992 .set_clkdiv = wm8900_set_dai_clkdiv,
993 .set_pll = wm8900_set_dai_pll,
994 .set_fmt = wm8900_set_dai_fmt,
995 .digital_mute = wm8900_digital_mute,
996 };
997
998 static struct snd_soc_dai_driver wm8900_dai = {
999 .name = "wm8900-hifi",
1000 .playback = {
1001 .stream_name = "HiFi Playback",
1002 .channels_min = 1,
1003 .channels_max = 2,
1004 .rates = WM8900_RATES,
1005 .formats = WM8900_PCM_FORMATS,
1006 },
1007 .capture = {
1008 .stream_name = "HiFi Capture",
1009 .channels_min = 1,
1010 .channels_max = 2,
1011 .rates = WM8900_RATES,
1012 .formats = WM8900_PCM_FORMATS,
1013 },
1014 .ops = &wm8900_dai_ops,
1015 };
1016
1017 static int wm8900_set_bias_level(struct snd_soc_codec *codec,
1018 enum snd_soc_bias_level level)
1019 {
1020 u16 reg;
1021
1022 switch (level) {
1023 case SND_SOC_BIAS_ON:
1024 /* Enable thermal shutdown */
1025 snd_soc_update_bits(codec, WM8900_REG_GPIO,
1026 WM8900_REG_GPIO_TEMP_ENA,
1027 WM8900_REG_GPIO_TEMP_ENA);
1028 snd_soc_update_bits(codec, WM8900_REG_ADDCTL,
1029 WM8900_REG_ADDCTL_TEMP_SD,
1030 WM8900_REG_ADDCTL_TEMP_SD);
1031 break;
1032
1033 case SND_SOC_BIAS_PREPARE:
1034 break;
1035
1036 case SND_SOC_BIAS_STANDBY:
1037 /* Charge capacitors if initial power up */
1038 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
1039 /* STARTUP_BIAS_ENA on */
1040 snd_soc_write(codec, WM8900_REG_POWER1,
1041 WM8900_REG_POWER1_STARTUP_BIAS_ENA);
1042
1043 /* Startup bias mode */
1044 snd_soc_write(codec, WM8900_REG_ADDCTL,
1045 WM8900_REG_ADDCTL_BIAS_SRC |
1046 WM8900_REG_ADDCTL_VMID_SOFTST);
1047
1048 /* VMID 2x50k */
1049 snd_soc_write(codec, WM8900_REG_POWER1,
1050 WM8900_REG_POWER1_STARTUP_BIAS_ENA | 0x1);
1051
1052 /* Allow capacitors to charge */
1053 schedule_timeout_interruptible(msecs_to_jiffies(400));
1054
1055 /* Enable bias */
1056 snd_soc_write(codec, WM8900_REG_POWER1,
1057 WM8900_REG_POWER1_STARTUP_BIAS_ENA |
1058 WM8900_REG_POWER1_BIAS_ENA | 0x1);
1059
1060 snd_soc_write(codec, WM8900_REG_ADDCTL, 0);
1061
1062 snd_soc_write(codec, WM8900_REG_POWER1,
1063 WM8900_REG_POWER1_BIAS_ENA | 0x1);
1064 }
1065
1066 reg = snd_soc_read(codec, WM8900_REG_POWER1);
1067 snd_soc_write(codec, WM8900_REG_POWER1,
1068 (reg & WM8900_REG_POWER1_FLL_ENA) |
1069 WM8900_REG_POWER1_BIAS_ENA | 0x1);
1070 snd_soc_write(codec, WM8900_REG_POWER2,
1071 WM8900_REG_POWER2_SYSCLK_ENA);
1072 snd_soc_write(codec, WM8900_REG_POWER3, 0);
1073 break;
1074
1075 case SND_SOC_BIAS_OFF:
1076 /* Startup bias enable */
1077 reg = snd_soc_read(codec, WM8900_REG_POWER1);
1078 snd_soc_write(codec, WM8900_REG_POWER1,
1079 reg & WM8900_REG_POWER1_STARTUP_BIAS_ENA);
1080 snd_soc_write(codec, WM8900_REG_ADDCTL,
1081 WM8900_REG_ADDCTL_BIAS_SRC |
1082 WM8900_REG_ADDCTL_VMID_SOFTST);
1083
1084 /* Discharge caps */
1085 snd_soc_write(codec, WM8900_REG_POWER1,
1086 WM8900_REG_POWER1_STARTUP_BIAS_ENA);
1087 schedule_timeout_interruptible(msecs_to_jiffies(500));
1088
1089 /* Remove clamp */
1090 snd_soc_write(codec, WM8900_REG_HPCTL1, 0);
1091
1092 /* Power down */
1093 snd_soc_write(codec, WM8900_REG_ADDCTL, 0);
1094 snd_soc_write(codec, WM8900_REG_POWER1, 0);
1095 snd_soc_write(codec, WM8900_REG_POWER2, 0);
1096 snd_soc_write(codec, WM8900_REG_POWER3, 0);
1097
1098 /* Need to let things settle before stopping the clock
1099 * to ensure that restart works, see "Stopping the
1100 * master clock" in the datasheet. */
1101 schedule_timeout_interruptible(msecs_to_jiffies(1));
1102 snd_soc_write(codec, WM8900_REG_POWER2,
1103 WM8900_REG_POWER2_SYSCLK_ENA);
1104 break;
1105 }
1106 codec->dapm.bias_level = level;
1107 return 0;
1108 }
1109
1110 static int wm8900_suspend(struct snd_soc_codec *codec, pm_message_t state)
1111 {
1112 struct wm8900_priv *wm8900 = snd_soc_codec_get_drvdata(codec);
1113 int fll_out = wm8900->fll_out;
1114 int fll_in = wm8900->fll_in;
1115 int ret;
1116
1117 /* Stop the FLL in an orderly fashion */
1118 ret = wm8900_set_fll(codec, 0, 0, 0);
1119 if (ret != 0) {
1120 dev_err(codec->dev, "Failed to stop FLL\n");
1121 return ret;
1122 }
1123
1124 wm8900->fll_out = fll_out;
1125 wm8900->fll_in = fll_in;
1126
1127 wm8900_set_bias_level(codec, SND_SOC_BIAS_OFF);
1128
1129 return 0;
1130 }
1131
1132 static int wm8900_resume(struct snd_soc_codec *codec)
1133 {
1134 struct wm8900_priv *wm8900 = snd_soc_codec_get_drvdata(codec);
1135 u16 *cache;
1136 int i, ret;
1137
1138 cache = kmemdup(codec->reg_cache, sizeof(wm8900_reg_defaults),
1139 GFP_KERNEL);
1140
1141 wm8900_reset(codec);
1142 wm8900_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1143
1144 /* Restart the FLL? */
1145 if (wm8900->fll_out) {
1146 int fll_out = wm8900->fll_out;
1147 int fll_in = wm8900->fll_in;
1148
1149 wm8900->fll_in = 0;
1150 wm8900->fll_out = 0;
1151
1152 ret = wm8900_set_fll(codec, 0, fll_in, fll_out);
1153 if (ret != 0) {
1154 dev_err(codec->dev, "Failed to restart FLL\n");
1155 kfree(cache);
1156 return ret;
1157 }
1158 }
1159
1160 if (cache) {
1161 for (i = 0; i < WM8900_MAXREG; i++)
1162 snd_soc_write(codec, i, cache[i]);
1163 kfree(cache);
1164 } else
1165 dev_err(codec->dev, "Unable to allocate register cache\n");
1166
1167 return 0;
1168 }
1169
1170 static int wm8900_probe(struct snd_soc_codec *codec)
1171 {
1172 struct wm8900_priv *wm8900 = snd_soc_codec_get_drvdata(codec);
1173 int ret = 0, reg;
1174
1175 ret = snd_soc_codec_set_cache_io(codec, 8, 16, wm8900->control_type);
1176 if (ret != 0) {
1177 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
1178 return ret;
1179 }
1180
1181 reg = snd_soc_read(codec, WM8900_REG_ID);
1182 if (reg != 0x8900) {
1183 dev_err(codec->dev, "Device is not a WM8900 - ID %x\n", reg);
1184 return -ENODEV;
1185 }
1186
1187 wm8900_reset(codec);
1188
1189 /* Turn the chip on */
1190 wm8900_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1191
1192 /* Latch the volume update bits */
1193 snd_soc_update_bits(codec, WM8900_REG_LINVOL, 0x100, 0x100);
1194 snd_soc_update_bits(codec, WM8900_REG_RINVOL, 0x100, 0x100);
1195 snd_soc_update_bits(codec, WM8900_REG_LOUT1CTL, 0x100, 0x100);
1196 snd_soc_update_bits(codec, WM8900_REG_ROUT1CTL, 0x100, 0x100);
1197 snd_soc_update_bits(codec, WM8900_REG_LOUT2CTL, 0x100, 0x100);
1198 snd_soc_update_bits(codec, WM8900_REG_ROUT2CTL, 0x100, 0x100);
1199 snd_soc_update_bits(codec, WM8900_REG_LDAC_DV, 0x100, 0x100);
1200 snd_soc_update_bits(codec, WM8900_REG_RDAC_DV, 0x100, 0x100);
1201 snd_soc_update_bits(codec, WM8900_REG_LADC_DV, 0x100, 0x100);
1202 snd_soc_update_bits(codec, WM8900_REG_RADC_DV, 0x100, 0x100);
1203
1204 /* Set the DAC and mixer output bias */
1205 snd_soc_write(codec, WM8900_REG_OUTBIASCTL, 0x81);
1206
1207 snd_soc_add_controls(codec, wm8900_snd_controls,
1208 ARRAY_SIZE(wm8900_snd_controls));
1209 wm8900_add_widgets(codec);
1210
1211 return 0;
1212 }
1213
1214 /* power down chip */
1215 static int wm8900_remove(struct snd_soc_codec *codec)
1216 {
1217 wm8900_set_bias_level(codec, SND_SOC_BIAS_OFF);
1218 return 0;
1219 }
1220
1221 static struct snd_soc_codec_driver soc_codec_dev_wm8900 = {
1222 .probe = wm8900_probe,
1223 .remove = wm8900_remove,
1224 .suspend = wm8900_suspend,
1225 .resume = wm8900_resume,
1226 .set_bias_level = wm8900_set_bias_level,
1227 .volatile_register = wm8900_volatile_register,
1228 .reg_cache_size = ARRAY_SIZE(wm8900_reg_defaults),
1229 .reg_word_size = sizeof(u16),
1230 .reg_cache_default = wm8900_reg_defaults,
1231 };
1232
1233 #if defined(CONFIG_SPI_MASTER)
1234 static int __devinit wm8900_spi_probe(struct spi_device *spi)
1235 {
1236 struct wm8900_priv *wm8900;
1237 int ret;
1238
1239 wm8900 = kzalloc(sizeof(struct wm8900_priv), GFP_KERNEL);
1240 if (wm8900 == NULL)
1241 return -ENOMEM;
1242
1243 wm8900->control_type = SND_SOC_SPI;
1244 spi_set_drvdata(spi, wm8900);
1245
1246 ret = snd_soc_register_codec(&spi->dev,
1247 &soc_codec_dev_wm8900, &wm8900_dai, 1);
1248 if (ret < 0)
1249 kfree(wm8900);
1250 return ret;
1251 }
1252
1253 static int __devexit wm8900_spi_remove(struct spi_device *spi)
1254 {
1255 snd_soc_unregister_codec(&spi->dev);
1256 kfree(spi_get_drvdata(spi));
1257 return 0;
1258 }
1259
1260 static struct spi_driver wm8900_spi_driver = {
1261 .driver = {
1262 .name = "wm8900-codec",
1263 .owner = THIS_MODULE,
1264 },
1265 .probe = wm8900_spi_probe,
1266 .remove = __devexit_p(wm8900_spi_remove),
1267 };
1268 #endif /* CONFIG_SPI_MASTER */
1269
1270 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1271 static __devinit int wm8900_i2c_probe(struct i2c_client *i2c,
1272 const struct i2c_device_id *id)
1273 {
1274 struct wm8900_priv *wm8900;
1275 int ret;
1276
1277 wm8900 = kzalloc(sizeof(struct wm8900_priv), GFP_KERNEL);
1278 if (wm8900 == NULL)
1279 return -ENOMEM;
1280
1281 i2c_set_clientdata(i2c, wm8900);
1282 wm8900->control_type = SND_SOC_I2C;
1283
1284 ret = snd_soc_register_codec(&i2c->dev,
1285 &soc_codec_dev_wm8900, &wm8900_dai, 1);
1286 if (ret < 0)
1287 kfree(wm8900);
1288 return ret;
1289 }
1290
1291 static __devexit int wm8900_i2c_remove(struct i2c_client *client)
1292 {
1293 snd_soc_unregister_codec(&client->dev);
1294 kfree(i2c_get_clientdata(client));
1295 return 0;
1296 }
1297
1298 static const struct i2c_device_id wm8900_i2c_id[] = {
1299 { "wm8900", 0 },
1300 { }
1301 };
1302 MODULE_DEVICE_TABLE(i2c, wm8900_i2c_id);
1303
1304 static struct i2c_driver wm8900_i2c_driver = {
1305 .driver = {
1306 .name = "wm8900-codec",
1307 .owner = THIS_MODULE,
1308 },
1309 .probe = wm8900_i2c_probe,
1310 .remove = __devexit_p(wm8900_i2c_remove),
1311 .id_table = wm8900_i2c_id,
1312 };
1313 #endif
1314
1315 static int __init wm8900_modinit(void)
1316 {
1317 int ret = 0;
1318 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1319 ret = i2c_add_driver(&wm8900_i2c_driver);
1320 if (ret != 0) {
1321 printk(KERN_ERR "Failed to register wm8900 I2C driver: %d\n",
1322 ret);
1323 }
1324 #endif
1325 #if defined(CONFIG_SPI_MASTER)
1326 ret = spi_register_driver(&wm8900_spi_driver);
1327 if (ret != 0) {
1328 printk(KERN_ERR "Failed to register wm8900 SPI driver: %d\n",
1329 ret);
1330 }
1331 #endif
1332 return ret;
1333 }
1334 module_init(wm8900_modinit);
1335
1336 static void __exit wm8900_exit(void)
1337 {
1338 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1339 i2c_del_driver(&wm8900_i2c_driver);
1340 #endif
1341 #if defined(CONFIG_SPI_MASTER)
1342 spi_unregister_driver(&wm8900_spi_driver);
1343 #endif
1344 }
1345 module_exit(wm8900_exit);
1346
1347 MODULE_DESCRIPTION("ASoC WM8900 driver");
1348 MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfonmicro.com>");
1349 MODULE_LICENSE("GPL");
Linux with added FPC-III support